Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 37 for SLL (0.04 sec)

  1. src/cmd/asm/internal/asm/testdata/arm.s

    	SLL	$14, R5              // 0557a0e1
    	SLL	$15, R5              // 8557a0e1
    	SLL	$30, R5              // 055fa0e1
    	SLL	$31, R5              // 855fa0e1
    	SLL.S	$14, R5              // 0557b0e1
    	SLL.S	$15, R5              // 8557b0e1
    	SLL.S	$30, R5              // 055fb0e1
    	SLL.S	$31, R5              // 855fb0e1
    	SLL	R5, R6, R7           // 1675a0e1
    	SLL.S	R5, R6, R7           // 1675b0e1
    	SLL	R5, R7               // 1775a0e1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 15 20:51:01 UTC 2023
    - 69K bytes
    - Viewed (0)
  2. test/codegen/shift.go

    }
    
    // ------------------ //
    //   masked shifts    //
    // ------------------ //
    
    func lshMask64x64(v int64, s uint64) int64 {
    	// arm64:"LSL",-"AND"
    	// ppc64x:"RLDICL",-"ORN",-"ISEL"
    	// riscv64:"SLL",-"AND\t",-"SLTIU"
    	// s390x:-"RISBGZ",-"AND",-"LOCGR"
    	return v << (s & 63)
    }
    
    func rshMask64Ux64(v uint64, s uint64) uint64 {
    	// arm64:"LSR",-"AND",-"CSEL"
    	// ppc64x:"RLDICL",-"ORN",-"ISEL"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 21 18:53:43 UTC 2024
    - 12.7K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/mips/anames.go

    	"MULW",
    	"NEGD",
    	"NEGF",
    	"NEGW",
    	"NEGV",
    	"NOOP",
    	"NOR",
    	"OR",
    	"REM",
    	"REMU",
    	"RFE",
    	"ROTR",
    	"ROTRV",
    	"SC",
    	"SCV",
    	"SEB",
    	"SEH",
    	"SGT",
    	"SGTU",
    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"SYNC",
    	"SYSCALL",
    	"TEQ",
    	"TLBP",
    	"TLBR",
    	"TLBWI",
    	"TLBWR",
    	"TNE",
    	"WORD",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 1.4K bytes
    - Viewed (0)
  4. istioctl/pkg/admin/istiodconfig.go

    	switch ga.outputFormat {
    	case "short":
    		w := new(tabwriter.Writer).Init(out, 0, 8, 3, ' ', 0)
    		_, _ = fmt.Fprintln(w, "ACTIVE SCOPE\tDESCRIPTION\tLOG LEVEL")
    		for _, sll := range resultScopeLogLevel {
    			_, _ = fmt.Fprintf(w, "%s\t%s\t%s\n", sll.ScopeName, sll.Description, sll.LogLevel)
    		}
    		return w.Flush()
    	case "json", "yaml":
    		outputBytes, err := json.MarshalIndent(&resultScopeLogLevel, "", "  ")
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Sat Apr 13 05:23:38 UTC 2024
    - 13.5K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/mips64.s

    //		outcode(int($1), &$2, int($4), &$6);
    //	}
    	SLL	R1, R2, R3	// 00221804
    	SLLV	R10, R22, R21	// 0156a814
    	SRL	R27, R6, R17	// 03668806
    	SRLV	R27, R6, R17	// 03668816
    	SRA	R11, R19, R20	// 0173a007
    	SRAV	R20, R19, R19	// 02939817
    	ROTR	R19, R18, R20	// 0272a046
    	ROTRV	R9, R13, R16	// 012d8056
    
    //	LSHW rreg ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	SLL	R1, R2		// 00221004
    	SLLV	R10, R22	// 0156b014
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 12.4K bytes
    - Viewed (0)
  6. src/cmd/internal/obj/loong64/anames.go

    	"MULF",
    	"MULU",
    	"MULH",
    	"MULHU",
    	"MULW",
    	"NEGD",
    	"NEGF",
    	"NEGW",
    	"NEGV",
    	"NOOP",
    	"NOR",
    	"OR",
    	"REM",
    	"REMU",
    	"RFE",
    	"SC",
    	"SCV",
    	"SGT",
    	"SGTU",
    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"ROTR",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"DBAR",
    	"SYSCALL",
    	"TEQ",
    	"TNE",
    	"WORD",
    	"XOR",
    	"MASKEQZ",
    	"MASKNEZ",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 1.9K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/riscv64.s

    	AUIPC	$524287, X10				// 17f5ff7f
    
    	LUI	$0, X15					// b7070000
    	LUI	$167, X15				// b7770a00
    	LUI	$-524288, X15				// b7070080
    	LUI	$524287, X15				// b7f7ff7f
    
    	SLL	X6, X5, X7				// b3936200
    	SLL	X5, X6					// 33135300
    	SLL	$1, X5, X6				// 13931200
    	SLL	$1, X5					// 93921200
    	SRL	X6, X5, X7				// b3d36200
    	SRL	X5, X6					// 33535300
    	SRL	$1, X5, X6				// 13d31200
    	SRL	$1, X5					// 93d21200
    
    	SUB	X6, X5, X7				// b3836240
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 22 04:42:21 UTC 2024
    - 16.7K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/riscv/anames.go

    	obj.A_ARCHSPECIFIC: "ADDI",
    	"SLTI",
    	"SLTIU",
    	"ANDI",
    	"ORI",
    	"XORI",
    	"SLLI",
    	"SRLI",
    	"SRAI",
    	"LUI",
    	"AUIPC",
    	"ADD",
    	"SLT",
    	"SLTU",
    	"AND",
    	"OR",
    	"XOR",
    	"SLL",
    	"SRL",
    	"SUB",
    	"SRA",
    	"JAL",
    	"JALR",
    	"BEQ",
    	"BNE",
    	"BLT",
    	"BLTU",
    	"BGE",
    	"BGEU",
    	"LW",
    	"LWU",
    	"LH",
    	"LHU",
    	"LB",
    	"LBU",
    	"SW",
    	"SH",
    	"SB",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Mar 20 14:19:33 UTC 2024
    - 2.9K bytes
    - Viewed (0)
  9. test/codegen/arithmetic.go

    func Pow2Muls(n1, n2 int) (int, int) {
    	// amd64:"SHLQ\t[$]5",-"IMULQ"
    	// 386:"SHLL\t[$]5",-"IMULL"
    	// arm:"SLL\t[$]5",-"MUL"
    	// arm64:"LSL\t[$]5",-"MUL"
    	// ppc64x:"SLD\t[$]5",-"MUL"
    	a := n1 * 32
    
    	// amd64:"SHLQ\t[$]6",-"IMULQ"
    	// 386:"SHLL\t[$]6",-"IMULL"
    	// arm:"SLL\t[$]6",-"MUL"
    	// arm64:`NEG\sR[0-9]+<<6,\sR[0-9]+`,-`LSL`,-`MUL`
    	// ppc64x:"SLD\t[$]6","NEG\\sR[0-9]+,\\sR[0-9]+",-"MUL"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 15:28:00 UTC 2024
    - 15.2K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/rewriteRISCV64.go

    	v_2 := v.Args[2]
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (AtomicAnd8 ptr val mem)
    	// result: (LoweredAtomicAnd32 (ANDI <typ.Uintptr> [^3] ptr) (NOT <typ.UInt32> (SLL <typ.UInt32> (XORI <typ.UInt32> [0xff] (ZeroExt8to32 val)) (SLLI <typ.UInt64> [3] (ANDI <typ.UInt64> [3] ptr)))) mem)
    	for {
    		ptr := v_0
    		val := v_1
    		mem := v_2
    		v.reset(OpRISCV64LoweredAtomicAnd32)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 205.1K bytes
    - Viewed (0)
Back to top