Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 15 for SGT (0.02 sec)

  1. src/cmd/asm/internal/asm/testdata/loong64enc3.s

    	MOVHU	R4, 4096(R5)			// 3e000014de971000c4034029
    	MOVHU	y+4097(FP), R4 			// 3e000014de8f1000c427402a
    	MOVHU	4096(R5), R4			// 3e000014de971000c403402a
    	SGT	$74565, R4 			// 5e020014de178d0384781200
    	SGT	$74565, R4, R5 			// 5e020014de178d0385781200
    	SGT	$4097, R4 			// 3e000014de07800384781200
    	SGT	$4097, R4, R5 			// 3e000014de07800385781200
    	SGTU	$74565, R4 			// 5e020014de178d0384f81200
    	SGTU	$74565, R4, R5 			// 5e020014de178d0385f81200
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat May 14 23:57:43 UTC 2022
    - 6.3K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/loong64enc2.s

    	AND	$65536, R4, R5		// 1e02001485f81400
    	AND	$4096, R4, R5		// 3e00001485f81400
    	AND	$65536, R4		// 1e02001484f81400
    	AND	$4096, R4		// 3e00001484f81400
    	SGT	$65536, R4, R5		// 1e02001485781200
    	SGT	$4096, R4, R5		// 3e00001485781200
    	SGT	$65536, R4		// 1e02001484781200
    	SGT	$4096, R4		// 3e00001484781200
    	SGTU	$65536, R4, R5		// 1e02001485f81200
    	SGTU	$4096, R4, R5		// 3e00001485f81200
    	SGTU	$65536, R4		// 1e02001484f81200
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 10 15:50:11 UTC 2023
    - 3K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/LOONG64.rules

    (NeqPtr x y) => (SGTU (XOR x y) (MOVVconst [0]))
    (Neq(32|64)F x y) => (FPFlagFalse (CMPEQ(F|D) x y))
    
    (Less8 x y)  => (SGT (SignExt8to64 y) (SignExt8to64 x))
    (Less16 x y) => (SGT (SignExt16to64 y) (SignExt16to64 x))
    (Less32 x y) => (SGT (SignExt32to64 y) (SignExt32to64 x))
    (Less64 x y) => (SGT y x)
    (Less(32|64)F x y) => (FPFlagTrue (CMPGT(F|D) y x)) // reverse operands to work around NaN
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:26:25 UTC 2023
    - 31.8K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/mips/anames.go

    	"MULF",
    	"MULU",
    	"MULW",
    	"NEGD",
    	"NEGF",
    	"NEGW",
    	"NEGV",
    	"NOOP",
    	"NOR",
    	"OR",
    	"REM",
    	"REMU",
    	"RFE",
    	"ROTR",
    	"ROTRV",
    	"SC",
    	"SCV",
    	"SEB",
    	"SEH",
    	"SGT",
    	"SGTU",
    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"SYNC",
    	"SYSCALL",
    	"TEQ",
    	"TLBP",
    	"TLBR",
    	"TLBWI",
    	"TLBWR",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 1.4K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/MIPS64.rules

    (NeqPtr x y) => (SGTU (XOR x y) (MOVVconst [0]))
    (Neq(32|64)F x y) => (FPFlagFalse (CMPEQ(F|D) x y))
    
    (Less8 x y)  => (SGT (SignExt8to64 y) (SignExt8to64 x))
    (Less16 x y) => (SGT (SignExt16to64 y) (SignExt16to64 x))
    (Less32 x y) => (SGT (SignExt32to64 y) (SignExt32to64 x))
    (Less64 x y) => (SGT y x)
    (Less(32|64)F x y) => (FPFlagTrue (CMPGT(F|D) y x)) // reverse operands to work around NaN
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 03:59:48 UTC 2023
    - 41.9K bytes
    - Viewed (0)
  6. src/cmd/internal/obj/loong64/anames.go

    	"MUL",
    	"MULD",
    	"MULF",
    	"MULU",
    	"MULH",
    	"MULHU",
    	"MULW",
    	"NEGD",
    	"NEGF",
    	"NEGW",
    	"NEGV",
    	"NOOP",
    	"NOR",
    	"OR",
    	"REM",
    	"REMU",
    	"RFE",
    	"SC",
    	"SCV",
    	"SGT",
    	"SGTU",
    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"ROTR",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"DBAR",
    	"SYSCALL",
    	"TEQ",
    	"TNE",
    	"WORD",
    	"XOR",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 1.9K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/MIPS.rules

    (Neq32 x y) => (SGTU (XOR x y) (MOVWconst [0]))
    (NeqPtr x y) => (SGTU (XOR x y) (MOVWconst [0]))
    (Neq(32|64)F x y) => (FPFlagFalse (CMPEQ(F|D) x y))
    
    (Less8 x y)  => (SGT (SignExt8to32 y) (SignExt8to32 x))
    (Less16 x y) => (SGT (SignExt16to32 y) (SignExt16to32 x))
    (Less32 x y) => (SGT y x)
    (Less(32|64)F x y) => (FPFlagTrue (CMPGT(F|D) y x)) // reverse operands to work around NaN
    
    (Less8U x y)  => (SGTU (ZeroExt8to32 y) (ZeroExt8to32 x))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 35.3K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/MIPSOps.go

    		// comparisons
    		{name: "SGT", argLength: 2, reg: gp21, asm: "SGT", typ: "Bool"},                      // 1 if arg0 > arg1 (signed), 0 otherwise
    		{name: "SGTconst", argLength: 1, reg: gp11, asm: "SGT", aux: "Int32", typ: "Bool"},   // 1 if auxInt > arg0 (signed), 0 otherwise
    		{name: "SGTzero", argLength: 1, reg: gp11, asm: "SGT", typ: "Bool"},                  // 1 if arg0 > 0 (signed), 0 otherwise
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 24K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    		// comparisons
    		{name: "SGT", argLength: 2, reg: gp21, asm: "SGT", typ: "Bool"},                      // 1 if arg0 > arg1 (signed), 0 otherwise
    		{name: "SGTconst", argLength: 1, reg: gp11, asm: "SGT", aux: "Int64", typ: "Bool"},   // 1 if auxInt > arg0 (signed), 0 otherwise
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/MIPS64Ops.go

    		{name: "SRAVconst", argLength: 1, reg: gp11, asm: "SRAV", aux: "Int64"}, // arg0 >> auxInt, signed
    
    		// comparisons
    		{name: "SGT", argLength: 2, reg: gp21, asm: "SGT", typ: "Bool"},                      // 1 if arg0 > arg1 (signed), 0 otherwise
    		{name: "SGTconst", argLength: 1, reg: gp11, asm: "SGT", aux: "Int64", typ: "Bool"},   // 1 if auxInt > arg0 (signed), 0 otherwise
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 03:36:31 UTC 2023
    - 25.5K bytes
    - Viewed (0)
Back to top