Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 8 of 8 for MASKNEZ (0.28 sec)

  1. src/cmd/internal/obj/loong64/anames.go

    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"ROTR",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"DBAR",
    	"SYSCALL",
    	"TEQ",
    	"TNE",
    	"WORD",
    	"XOR",
    	"MASKEQZ",
    	"MASKNEZ",
    	"MOVV",
    	"MOVVL",
    	"MOVVR",
    	"SLLV",
    	"SRAV",
    	"SRLV",
    	"ROTRV",
    	"DIVV",
    	"DIVVU",
    	"REMV",
    	"REMVU",
    	"MULV",
    	"MULVU",
    	"MULHV",
    	"MULHVU",
    	"ADDV",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 1.9K bytes
    - Viewed (0)
  2. test/codegen/condmove.go

    	// arm64:"CSINC\tEQ", -"CSEL"
    	r5 = x5
    }
    
    func cmovzero1(c bool) int {
    	var x int
    	if c {
    		x = 182
    	}
    	// loong64:"MASKEQZ", -"MASKNEZ"
    	return x
    }
    
    func cmovzero2(c bool) int {
    	var x int
    	if !c {
    		x = 182
    	}
    	// loong64:"MASKNEZ", -"MASKEQZ"
    	return x
    }
    
    // Conditionally selecting between a value or 0 can be done without
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 06 20:57:33 UTC 2023
    - 6.2K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/loong64enc1.s

    	SRLV	R4, R5, R6 		// a6101900
    	SRLV	$4, R4, R5		// 85104500
    	SRLV	$4, R4			// 84104500
    	SRLV	$32, R4, R5 		// 85804500
    	SRLV	$32, R4			// 84804500
    
    	MASKEQZ	R4, R5, R6		// a6101300
    	MASKNEZ	R4, R5, R6		// a6901300
    
    	MOVFD	F4, F5			// 85241901
    	MOVDF	F4, F5			// 85181901
    	MOVWF	F4, F5			// 85101d01
    	MOVFW	F4, F5			// 85041b01
    	MOVWD	F4, F5			// 85201d01
    	MOVDW	F4, F5			// 85081b01
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 8.2K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    		{name: "SQRTF", argLength: 1, reg: fp11, asm: "SQRTF"}, // sqrt(arg0), float32
    
    		{name: "MASKEQZ", argLength: 2, reg: gp21, asm: "MASKEQZ"}, // returns 0 if arg1 == 0, otherwise returns arg0
    		{name: "MASKNEZ", argLength: 2, reg: gp21, asm: "MASKNEZ"}, // returns 0 if arg1 != 0, otherwise returns arg0
    
    		// shifts
    		{name: "SLLV", argLength: 2, reg: gp21, asm: "SLLV"},                      // arg0 << arg1, shift amount is mod 64
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/branchelim.go

    		// See issue #26306.
    		return false
    	}
    	if arch == "loong64" {
    		// We should not generate conditional moves if neither of the arguments is constant zero,
    		// because it requires three instructions (OR, MASKEQZ, MASKNEZ) and will increase the
    		// register pressure.
    		if !(v.Args[0].isGenericIntConst() && v.Args[0].AuxInt == 0) &&
    			!(v.Args[1].isGenericIntConst() && v.Args[1].AuxInt == 0) {
    			return false
    		}
    	}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 30 17:46:51 UTC 2022
    - 12.7K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/LOONG64.rules

    (PanicBounds [kind] x y mem) && boundsABI(kind) == 1 => (LoweredPanicBoundsB [kind] x y mem)
    (PanicBounds [kind] x y mem) && boundsABI(kind) == 2 => (LoweredPanicBoundsC [kind] x y mem)
    
    (CondSelect <t> x y cond) => (OR (MASKEQZ <t> x cond) (MASKNEZ <t> y cond))
    
    // Optimizations
    
    // Absorb boolean tests into block
    (NE (FPFlagTrue cmp) yes no) => (FPT cmp yes no)
    (NE (FPFlagFalse cmp) yes no) => (FPF cmp yes no)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:26:25 UTC 2023
    - 31.8K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/rewriteLOONG64.go

    	}
    }
    func rewriteValueLOONG64_OpCondSelect(v *Value) bool {
    	v_2 := v.Args[2]
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	// match: (CondSelect <t> x y cond)
    	// result: (OR (MASKEQZ <t> x cond) (MASKNEZ <t> y cond))
    	for {
    		t := v.Type
    		x := v_0
    		y := v_1
    		cond := v_2
    		v.reset(OpLOONG64OR)
    		v0 := b.NewValue0(v.Pos, OpLOONG64MASKEQZ, t)
    		v0.AddArg2(x, cond)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:26:25 UTC 2023
    - 195.8K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/opGen.go

    			},
    			outputs: []outputInfo{
    				{0, 1071644664}, // R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R23 R24 R25 R26 R27 R28 R29 R31
    			},
    		},
    	},
    	{
    		name:   "MASKNEZ",
    		argLen: 2,
    		asm:    loong64.AMASKNEZ,
    		reg: regInfo{
    			inputs: []inputInfo{
    				{0, 1073741816}, // R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 g R23 R24 R25 R26 R27 R28 R29 R31
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top