Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 108 for vsubfp (0.16 sec)

  1. src/cmd/vendor/golang.org/x/arch/arm/armasm/plan9x.go

    }
    
    var fpInst []goFPInfo = []goFPInfo{
    	{VADD_EQ_F32, []int{2, 1, 0}, "VADD", "ADDF"},
    	{VADD_EQ_F64, []int{2, 1, 0}, "VADD", "ADDD"},
    	{VSUB_EQ_F32, []int{2, 1, 0}, "VSUB", "SUBF"},
    	{VSUB_EQ_F64, []int{2, 1, 0}, "VSUB", "SUBD"},
    	{VMUL_EQ_F32, []int{2, 1, 0}, "VMUL", "MULF"},
    	{VMUL_EQ_F64, []int{2, 1, 0}, "VMUL", "MULD"},
    	{VNMUL_EQ_F32, []int{2, 1, 0}, "VNMUL", "NMULF"},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 11.9K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/tensorflow/transforms/lower_tf.cc

        auto min_scaled_sub =
            rewriter.create<SubOp>(op.getLoc(), quant_min, min_scaled);
    
        auto mid_rounded =
            rewriter.create<RoundOp>(op.getLoc(), scalar_ty, min_scaled_sub);
    
        auto nudged_zero_point_val = rewriter.create<ClipByValueOp>(
            op.getLoc(), scalar_ty, mid_rounded, quant_min, quant_max);
    
        auto quant_min_sub =
            rewriter.create<SubOp>(op.getLoc(), quant_min, nudged_zero_point_val);
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Apr 25 16:01:03 UTC 2024
    - 74.9K bytes
    - Viewed (0)
  3. src/io/fs/sub_test.go

    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    package fs_test
    
    import (
    	"errors"
    	. "io/fs"
    	"testing"
    )
    
    type subOnly struct{ SubFS }
    
    func (subOnly) Open(name string) (File, error) { return nil, ErrNotExist }
    
    func TestSub(t *testing.T) {
    	check := func(desc string, sub FS, err error) {
    		t.Helper()
    		if err != nil {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat Feb 10 02:10:17 UTC 2024
    - 1.6K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/tensorflow/tests/functional-control-flow-to-cfg.mlir

    ^bb1(%2: tensor<*xf32>, %3: tensor<*xf32>):
      %4 = arith.subf %arg0, %arg1 : tensor<*xf32>
      func.return %4 : tensor<*xf32>
    // CHECK:  ^bb4([[FINALARG0:%.+]]: tensor<*xf32>, [[FINALARG1:%.+]]: tensor<*xf32>):
    // CHECK:    [[SUBF:%.+]] = arith.subf %arg0, %arg1 : tensor<*xf32>
    // CHECK:    return [[SUBF]] : tensor<*xf32>
    }
    
    // -----
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 12.3K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/quantization/tensorflow/passes/replace_cast_hacks_with_tf_xla_ops.cc

      Operation *op_input = args[0].getDefiningOp();
      Operation *op_weight = args[1].getDefiningOp();
      if (isa<TF::SubOp>(op_input)) {
        op_input = op_input->getOperand(0).getDefiningOp();
      }
      if (isa<TF::SubOp>(op_weight)) {
        op_weight = op_weight->getOperand(0).getDefiningOp();
      }
      if (isa<TF::CastOp>(op_input)) {
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Apr 25 16:01:03 UTC 2024
    - 47.1K bytes
    - Viewed (0)
  6. src/cmd/internal/obj/mips/anames.go

    	"OR",
    	"REM",
    	"REMU",
    	"RFE",
    	"ROTR",
    	"ROTRV",
    	"SC",
    	"SCV",
    	"SEB",
    	"SEH",
    	"SGT",
    	"SGTU",
    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"SYNC",
    	"SYSCALL",
    	"TEQ",
    	"TLBP",
    	"TLBR",
    	"TLBWI",
    	"TLBWR",
    	"TNE",
    	"WORD",
    	"WSBH",
    	"XOR",
    	"MOVV",
    	"MOVVL",
    	"MOVVR",
    	"SLLV",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 1.4K bytes
    - Viewed (0)
  7. src/cmd/internal/obj/loong64/anames.go

    	"NEGV",
    	"NOOP",
    	"NOR",
    	"OR",
    	"REM",
    	"REMU",
    	"RFE",
    	"SC",
    	"SCV",
    	"SGT",
    	"SGTU",
    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"ROTR",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"DBAR",
    	"SYSCALL",
    	"TEQ",
    	"TNE",
    	"WORD",
    	"XOR",
    	"MASKEQZ",
    	"MASKNEZ",
    	"MOVV",
    	"MOVVL",
    	"MOVVR",
    	"SLLV",
    	"SRAV",
    	"SRLV",
    	"ROTRV",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 1.9K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/loong64/a.out.go

    	ANOOP // hardware nop
    	ANOR
    	AOR
    	AREM
    	AREMU
    
    	ARFE
    
    	ASC
    	ASCV
    
    	ASGT
    	ASGTU
    
    	ASLL
    	ASQRTD
    	ASQRTF
    	ASRA
    	ASRL
    	AROTR
    	ASUB
    	ASUBD
    	ASUBF
    
    	ASUBU
    	ASUBW
    	ADBAR
    	ASYSCALL
    
    	ATEQ
    	ATNE
    
    	AWORD
    
    	AXOR
    
    	AMASKEQZ
    	AMASKNEZ
    
    	// 64-bit
    	AMOVV
    	AMOVVL
    	AMOVVR
    
    	ASLLV
    	ASRAV
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 5.7K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/test/testdata/pgo/devirtualize/devirt.go

    	}
    	return val
    }
    
    type AddFunc func(int, int) int
    
    func AddFn(a, b int) int {
    	for i := 0; i < 1000; i++ {
    		sink++
    	}
    	return a + b
    }
    
    func SubFn(a, b int) int {
    	for i := 0; i < 1000; i++ {
    		sink++
    	}
    	return a - b
    }
    
    // ExerciseFuncConcrete calls mostly a1 and m1.
    //
    //go:noinline
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 13 18:17:57 UTC 2023
    - 6.2K bytes
    - Viewed (0)
  10. src/cmd/internal/obj/mips/a.out.go

    	ANOR
    	AOR
    	AREM
    	AREMU
    	ARFE
    	AROTR
    	AROTRV
    	ASC
    	ASCV
    	ASEB
    	ASEH
    	ASGT
    	ASGTU
    	ASLL
    	ASQRTD
    	ASQRTF
    	ASRA
    	ASRL
    	ASUB
    	ASUBD
    	ASUBF
    	ASUBU
    	ASUBW
    	ASYNC
    	ASYSCALL
    	ATEQ
    	ATLBP
    	ATLBR
    	ATLBWI
    	ATLBWR
    	ATNE
    	AWORD
    	AWSBH
    	AXOR
    
    	/* 64-bit */
    	AMOVV
    	AMOVVL
    	AMOVVR
    	ASLLV
    	ASRAV
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 7.6K bytes
    - Viewed (0)
Back to top