Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for SQRTD (0.12 sec)

  1. test/codegen/math.go

    	sink64[4] = math.RoundToEven(x)
    }
    
    func sqrt(x float64) float64 {
    	// amd64:"SQRTSD"
    	// 386/sse2:"SQRTSD" 386/softfloat:-"SQRTD"
    	// arm64:"FSQRTD"
    	// arm/7:"SQRTD"
    	// mips/hardfloat:"SQRTD" mips/softfloat:-"SQRTD"
    	// mips64/hardfloat:"SQRTD" mips64/softfloat:-"SQRTD"
    	// wasm:"F64Sqrt"
    	// ppc64x:"FSQRT"
    	// riscv64: "FSQRTD"
    	return math.Sqrt(x)
    }
    
    func sqrt32(x float32) float32 {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Apr 04 15:24:29 UTC 2024
    - 6.2K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/loong64/anames.go

    	"MULU",
    	"MULH",
    	"MULHU",
    	"MULW",
    	"NEGD",
    	"NEGF",
    	"NEGW",
    	"NEGV",
    	"NOOP",
    	"NOR",
    	"OR",
    	"REM",
    	"REMU",
    	"RFE",
    	"SC",
    	"SCV",
    	"SGT",
    	"SGTU",
    	"SLL",
    	"SQRTD",
    	"SQRTF",
    	"SRA",
    	"SRL",
    	"ROTR",
    	"SUB",
    	"SUBD",
    	"SUBF",
    	"SUBU",
    	"SUBW",
    	"DBAR",
    	"SYSCALL",
    	"TEQ",
    	"TNE",
    	"WORD",
    	"XOR",
    	"MASKEQZ",
    	"MASKNEZ",
    	"MOVV",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 1.9K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/loong64enc1.s

    	MOVDW	F4, F5			// 85081b01
    	NEGF	F4, F5			// 85141401
    	NEGD	F4, F5			// 85181401
    	ABSD	F4, F5			// 85081401
    	TRUNCDW	F4, F5			// 85881a01
    	TRUNCFW	F4, F5			// 85841a01
    	SQRTF	F4, F5			// 85441401
    	SQRTD	F4, F5			// 85481401
    
    	DBAR	 			// 00007238
    	NOOP	 			// 00004003
    
    	MOVWR	R4, result+16(FP) 	// 6460402f
    	MOVWR	R4, 1(R5) 		// a404402f
    	MOVWR	y+8(FP), R4 		// 6440402e
    	MOVWR	1(R5), R4 		// a404402e
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 8.2K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/opGen.go

    			},
    			outputs: []outputInfo{
    				{0, 4294901760}, // F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15
    			},
    		},
    	},
    	{
    		name:   "SQRTD",
    		argLen: 1,
    		asm:    arm.ASQRTD,
    		reg: regInfo{
    			inputs: []inputInfo{
    				{0, 4294901760}, // F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15
    			},
    			outputs: []outputInfo{
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top