Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 19 for X6 (0.02 sec)

  1. src/cmd/asm/internal/asm/testdata/riscv64.s

    	BGEU	X5, X6, 2(PC)				// 63f46200
    
    	// 2.6: Load and Store Instructions
    	LW	(X5), X6				// 03a30200
    	LW	4(X5), X6				// 03a34200
    	LWU	(X5), X6				// 03e30200
    	LWU	4(X5), X6				// 03e34200
    	LH	(X5), X6				// 03930200
    	LH	4(X5), X6				// 03934200
    	LHU	(X5), X6				// 03d30200
    	LHU	4(X5), X6				// 03d34200
    	LB	(X5), X6				// 03830200
    	LB	4(X5), X6				// 03834200
    	LBU	(X5), X6				// 03c30200
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 22 04:42:21 UTC 2024
    - 16.7K bytes
    - Viewed (0)
  2. src/runtime/asm_riscv64.s

    	JALR	RA, (X5)
    
    	// Restore g, stack pointer. X10 is return value.
    	MOV	0(X2), g
    	CALL	runtime·save_g(SB)
    	MOV	(g_stack+stack_hi)(g), X5
    	MOV	8(X2), X6
    	SUB	X6, X5, X6
    	MOV	X6, X2
    
    	MOVW	X10, ret+16(FP)
    	RET
    
    // func asminit()
    TEXT runtime·asminit(SB),NOSPLIT|NOFRAME,$0-0
    	RET
    
    // reflectcall: call a function with the given argument list
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 27K bytes
    - Viewed (0)
  3. src/crypto/internal/nistec/p256_asm_amd64.s

    	MOVOU z1in(16*0), X13
    	MOVOU z1in(16*1), X14
    
    	PAND X15, X0
    	PAND X15, X1
    	PAND X15, X2
    	PAND X15, X3
    	PAND X15, X4
    	PAND X15, X5
    
    	PAND X6, X9
    	PAND X6, X10
    	PAND X6, X11
    	PAND X6, X12
    	PAND X6, X13
    	PAND X6, X14
    
    	PXOR X9, X0
    	PXOR X10, X1
    	PXOR X11, X2
    	PXOR X12, X3
    	PXOR X13, X4
    	PXOR X14, X5
    	// Similarly if zero == 0
    	PCMPEQL X9, X9
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 39.8K bytes
    - Viewed (0)
  4. src/runtime/asm_386.s

    	MOVOU	16(AX), X5
    	MOVOU	-32(AX)(BX*1), X6
    	MOVOU	-16(AX)(BX*1), X7
    
    	PXOR	X0, X4
    	PXOR	X1, X5
    	PXOR	X2, X6
    	PXOR	X3, X7
    
    	AESENC	X4, X4
    	AESENC	X5, X5
    	AESENC	X6, X6
    	AESENC	X7, X7
    
    	AESENC	X4, X4
    	AESENC	X5, X5
    	AESENC	X6, X6
    	AESENC	X7, X7
    
    	AESENC	X4, X4
    	AESENC	X5, X5
    	AESENC	X6, X6
    	AESENC	X7, X7
    
    	PXOR	X6, X4
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 15 15:45:13 UTC 2024
    - 43.1K bytes
    - Viewed (0)
  5. src/cmd/vendor/golang.org/x/arch/x86/x86asm/inst.go

    	M1:   "M1",
    	M2:   "M2",
    	M3:   "M3",
    	M4:   "M4",
    	M5:   "M5",
    	M6:   "M6",
    	M7:   "M7",
    	X0:   "X0",
    	X1:   "X1",
    	X2:   "X2",
    	X3:   "X3",
    	X4:   "X4",
    	X5:   "X5",
    	X6:   "X6",
    	X7:   "X7",
    	X8:   "X8",
    	X9:   "X9",
    	X10:  "X10",
    	X11:  "X11",
    	X12:  "X12",
    	X13:  "X13",
    	X14:  "X14",
    	X15:  "X15",
    	CS:   "CS",
    	SS:   "SS",
    	DS:   "DS",
    	ES:   "ES",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 10.6K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go

    		// arg1 = address of src memory (in X6, changed as side effect)
    		// arg2 = address of the last element of src (can't be X7 as we clobber it before using arg2)
    		// arg3 = mem
    		// auxint = alignment
    		// clobbers X7 as a tmp register.
    		// returns mem
    		//	mov	(X6), X7
    		//	mov	X7, (X5)
    		//	ADD	$sz, X5
    		//	ADD	$sz, X6
    		//	BGEU	Rarg2, X5, -4(PC)
    		{
    			name:      "LoweredMove",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 30.7K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/operand_test.go

    	{"X1", "X1"},
    	{"X10", "X10"},
    	{"X11", "X11"},
    	{"X12", "X12"},
    	{"X13", "X13"},
    	{"X14", "X14"},
    	{"X15", "X15"},
    	{"X2", "X2"},
    	{"X3", "X3"},
    	{"X4", "X4"},
    	{"X5", "X5"},
    	{"X6", "X6"},
    	{"X7", "X7"},
    	{"X8", "X8"},
    	{"X9", "X9"},
    	{"_expand_key_128<>(SB)", "_expand_key_128<>(SB)"},
    	{"_seek<>(SB)", "_seek<>(SB)"},
    	{"a2+16(FP)", "a2+16(FP)"},
    	{"addr2+24(FP)", "addr2+24(FP)"},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 29 18:31:05 UTC 2023
    - 23.9K bytes
    - Viewed (0)
  8. pkg/registry/core/service/ipallocator/controller/repair_test.go

    		&corev1.Service{ // outside CIDR, will be dropped
    			ObjectMeta: metav1.ObjectMeta{Namespace: "x6", Name: "out-v6"},
    			Spec: corev1.ServiceSpec{
    				ClusterIP:  "3000::1",
    				ClusterIPs: []string{"3000::1"},
    				IPFamilies: []corev1.IPFamily{corev1.IPv6Protocol},
    			},
    		},
    		&corev1.Service{
    			ObjectMeta: metav1.ObjectMeta{Namespace: "x6", Name: "out-v4-v6"},
    			Spec: corev1.ServiceSpec{
    				ClusterIP:  "192.168.0.1",
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Sat Sep 30 15:46:06 UTC 2023
    - 21.1K bytes
    - Viewed (0)
  9. src/crypto/aes/gcm_amd64.s

    		MOVOU (16*3)(aut), X3
    		MOVOU (16*4)(aut), X4
    		MOVOU (16*5)(aut), X5
    		MOVOU (16*6)(aut), X6
    		MOVOU (16*7)(aut), X7
    		LEAQ (16*8)(aut), aut
    		PSHUFB BSWAP, X0
    		PSHUFB BSWAP, X1
    		PSHUFB BSWAP, X2
    		PSHUFB BSWAP, X3
    		PSHUFB BSWAP, X4
    		PSHUFB BSWAP, X5
    		PSHUFB BSWAP, X6
    		PSHUFB BSWAP, X7
    		PXOR ACC0, X0
    
    		MOVOU (16*0)(pTbl), ACC0
    		MOVOU (16*1)(pTbl), ACCM
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 23.4K bytes
    - Viewed (0)
  10. src/runtime/mkpreempt.go

    	"SI",
    	"DI",
    	"X0",
    	"X1",
    	"X2",
    	"X3",
    	"X4",
    	"X5",
    	"X6",
    	"X7",
    }
    
    var regNamesAMD64 = []string{
    	"AX",
    	"CX",
    	"DX",
    	"BX",
    	"SP",
    	"BP",
    	"SI",
    	"DI",
    	"R8",
    	"R9",
    	"R10",
    	"R11",
    	"R12",
    	"R13",
    	"R14",
    	"R15",
    	"X0",
    	"X1",
    	"X2",
    	"X3",
    	"X4",
    	"X5",
    	"X6",
    	"X7",
    	"X8",
    	"X9",
    	"X10",
    	"X11",
    	"X12",
    	"X13",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 15.3K bytes
    - Viewed (0)
Back to top