Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 32 for BP (0.14 sec)

  1. src/cmd/asm/internal/asm/testdata/amd64enc_extra.s

    	VPGATHERDQ Y0, 664(X14*8), Y6           // c4a2fd9034f598020000
    	VPGATHERQQ X2, (BP)(X7*2), X1           // c4e2e9914c7d00
    	VPGATHERQQ Y2, (BP)(Y7*2), Y1           // c4e2ed914c7d00
    	VPGATHERQQ X12, (R13)(X14*2), X11       // c40299915c7500
    	VPGATHERQQ Y12, (R13)(Y14*2), Y11       // c4029d915c7500
    	VPGATHERQQ X2, (BP)(X7*2), X1           // c4e2e9914c7d00
    	VPGATHERQQ Y2, (BP)(Y7*2), Y1           // c4e2ed914c7d00
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue Apr 11 18:32:50 GMT 2023
    - 57.6K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/avx512enc/avx512bw.s

    	KMOVQ K2, -17(BP)(SI*4)                            // c4e1f89154b5ef
    	KMOVQ K7, -17(BP)(SI*4)                            // c4e1f8917cb5ef
    	KMOVQ K0, DX                                       // c4e1fb93d0
    	KMOVQ K5, DX                                       // c4e1fb93d5
    	KMOVQ K0, BP                                       // c4e1fb93e8
    	KMOVQ K5, BP                                       // c4e1fb93ed
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue May 22 14:57:15 GMT 2018
    - 159.2K bytes
    - Viewed (0)
  3. internal/bpool/bpool.go

    func (bp *BytePoolCap) Populate() {
    	for _, buf := range reedsolomon.AllocAligned(cap(bp.c), bp.wcap) {
    		bp.Put(buf[:bp.w])
    	}
    }
    
    // Get gets a []byte from the BytePool, or creates a new one if none are
    // available in the pool.
    func (bp *BytePoolCap) Get() (b []byte) {
    	if bp == nil {
    		return nil
    	}
    	select {
    	case b = <-bp.c:
    		// reuse existing buffer
    	default:
    Go
    - Registered: Sun Apr 21 19:28:08 GMT 2024
    - Last Modified: Fri Apr 19 16:44:59 GMT 2024
    - 2.6K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/avx512enc/avx512_4fmaps.s

    	V4FMADDPS -17(BP)(SI*4), [Z0-Z3], K2, Z0           // 62f27f4a9a84b5efffffff
    	V4FMADDPS 17(SP), [Z10-Z13], K2, Z0                // 62f22f4a9a842411000000
    	V4FMADDPS -17(BP)(SI*4), [Z10-Z13], K2, Z0         // 62f22f4a9a84b5efffffff
    	V4FMADDPS 17(SP), [Z20-Z23], K2, Z0                // 62f25f429a842411000000
    	V4FMADDPS -17(BP)(SI*4), [Z20-Z23], K2, Z0         // 62f25f429a84b5efffffff
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue May 22 14:57:15 GMT 2018
    - 5.9K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/avx512enc/gfni_avx512f.s

    	VGF2P8AFFINEINVQB $64, -17(BP), X31, K3, X26       // 62638503cf95efffffff40
    	VGF2P8AFFINEINVQB $64, -15(R14)(R15*8), X31, K3, X26 // 62038503cf94fef1ffffff40
    	VGF2P8AFFINEINVQB $64, X8, X16, K3, X26            // 6243fd03cfd040
    	VGF2P8AFFINEINVQB $64, X1, X16, K3, X26            // 6263fd03cfd140
    	VGF2P8AFFINEINVQB $64, X0, X16, K3, X26            // 6263fd03cfd040
    	VGF2P8AFFINEINVQB $64, -17(BP), X16, K3, X26       // 6263fd03cf95efffffff40
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue May 22 14:57:15 GMT 2018
    - 22.6K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/avx512enc/avx512_vnni.s

    	VPDPBUSDS 17(SP)(BP*8), Z13, K2, Z21               // 62e2154a51acec11000000
    	VPDPBUSDS 17(SP)(BP*4), Z13, K2, Z21               // 62e2154a51acac11000000
    	VPDPBUSDS Z12, Z16, K2, Z5                         // 62d27d4251ec
    	VPDPBUSDS Z27, Z16, K2, Z5                         // 62927d4251eb
    	VPDPBUSDS 17(SP)(BP*8), Z16, K2, Z5                // 62f27d4251acec11000000
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue May 22 14:57:15 GMT 2018
    - 27.5K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/avx512enc/avx512dq.s

    	VRANGEPD $11, 17(SP)(BP*4), X31, K2, X12           // 6273850250a4ac110000000b
    	VRANGEPD $11, X24, X23, K2, X16                    // 6283c50250c00b
    	VRANGEPD $11, X14, X23, K2, X16                    // 62c3c50250c60b
    	VRANGEPD $11, X0, X23, K2, X16                     // 62e3c50250c00b
    	VRANGEPD $11, 17(SP)(BP*8), X23, K2, X16           // 62e3c5025084ec110000000b
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue May 22 14:57:15 GMT 2018
    - 194.8K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/avx512enc/avx512f.s

    	VCVTPH2PS 17(SP)(BP*8), K1, Z1                     // 62f27d49138cec11000000
    	VCVTPH2PS 17(SP)(BP*4), K1, Z1                     // 62f27d49138cac11000000
    	VCVTPH2PS Y14, K1, Z16                             // 62c27d4913c6
    	VCVTPH2PS 17(SP)(BP*8), K1, Z16                    // 62e27d491384ec11000000
    	VCVTPH2PS 17(SP)(BP*4), K1, Z16                    // 62e27d491384ac11000000
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue May 22 14:57:15 GMT 2018
    - 410.5K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/asm/testdata/avx512enc/avx512_ifma.s

    	VPMADD52HUQ X0, X11, K1, X18                       // 62e2a509b5d0
    	VPMADD52HUQ 17(SP)(BP*2), X11, K1, X18             // 62e2a509b5946c11000000
    	VPMADD52HUQ -7(DI)(R8*4), X11, K1, X18             // 62a2a509b59487f9ffffff
    	VPMADD52HUQ X7, X31, K1, X18                       // 62e28501b5d7
    	VPMADD52HUQ X0, X31, K1, X18                       // 62e28501b5d0
    	VPMADD52HUQ 17(SP)(BP*2), X31, K1, X18             // 62e28501b5946c11000000
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Tue May 22 14:57:15 GMT 2018
    - 13.2K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/amd64error.s

    	VPGATHERQQ (BP)(X2*2), K1, X2   // ERROR "index and destination registers should be distinct"
    	VPGATHERQQ (BP)(Y15*2), K1, Y15 // ERROR "index and destination registers should be distinct"
    	VPGATHERQQ (BP)(Z20*2), K1, Z20 // ERROR "index and destination registers should be distinct"
    	VPGATHERDQ (BP)(X2*2), K1, X2   // ERROR "index and destination registers should be distinct"
    Others
    - Registered: Tue Apr 23 11:13:09 GMT 2024
    - Last Modified: Wed Jun 14 00:03:57 GMT 2023
    - 8.9K bytes
    - Viewed (0)
Back to top