Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 13 for srw (0.03 sec)

  1. test/codegen/memcombine.go

    	// ppc64le:"MOVW",-"MOVH",-"SRW"
    	p.a = uint16(x)
    	// amd64:-"MOVW",-"SHRL"
    	// arm64:-"MOVH",-"UBFX"
    	// ppc64le:-"MOVH",-"SRW"
    	p.b = uint16(x >> 16)
    }
    func store16be(p *struct{ a, b uint16 }, x uint32) {
    	// ppc64:"MOVW",-"MOVH",-"SRW"
    	// s390x:"MOVW",-"MOVH",-"SRW"
    	p.a = uint16(x >> 16)
    	// ppc64:-"MOVH",-"SRW"
    	// s390x:-"MOVH",-"SRW"
    	p.b = uint16(x)
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 21 19:45:41 UTC 2024
    - 29.7K bytes
    - Viewed (0)
  2. test/codegen/shift.go

    	c[1] = c[((v>>7)&0x3F)<<7]
    }
    
    func checkShiftMask(a uint32, b uint64, z []uint32, y []uint64) {
    	_ = y[128]
    	_ = z[128]
    	// ppc64x: -"MOVBZ", -"SRW", "RLWNM"
    	z[0] = uint32(uint8(a >> 5))
    	// ppc64x: -"MOVBZ", -"SRW", "RLWNM"
    	z[1] = uint32(uint8((a >> 4) & 0x7e))
    	// ppc64x: "RLWNM\t[$]25, R[0-9]+, [$]27, [$]29, R[0-9]+"
    	z[2] = uint32(uint8(a>>7)) & 0x1c
    	// ppc64x: -"MOVWZ"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 21 18:53:43 UTC 2024
    - 12.7K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/S390X.rules

    (Lsh8x(64|32|16|8)   x y) && shiftIsBounded(v) => (SLW x y)
    (Rsh64Ux(64|32|16|8) x y) && shiftIsBounded(v) => (SRD x y)
    (Rsh32Ux(64|32|16|8) x y) && shiftIsBounded(v) => (SRW x y)
    (Rsh16Ux(64|32|16|8) x y) && shiftIsBounded(v) => (SRW (MOVHZreg x) y)
    (Rsh8Ux(64|32|16|8)  x y) && shiftIsBounded(v) => (SRW (MOVBZreg x) y)
    (Rsh64x(64|32|16|8)  x y) && shiftIsBounded(v) => (SRAD x y)
    (Rsh32x(64|32|16|8)  x y) && shiftIsBounded(v) => (SRAW x y)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 74.3K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/ppc64/anames.go

    	"NOR",
    	"NORCC",
    	"OR",
    	"ORCC",
    	"ORN",
    	"ORNCC",
    	"ORIS",
    	"REM",
    	"REMU",
    	"RFI",
    	"RLWMI",
    	"RLWMICC",
    	"RLWNM",
    	"RLWNMCC",
    	"CLRLSLWI",
    	"SLW",
    	"SLWCC",
    	"SRW",
    	"SRAW",
    	"SRAWCC",
    	"SRWCC",
    	"STBCCC",
    	"STHCCC",
    	"STSW",
    	"STWCCC",
    	"SUB",
    	"SUBCC",
    	"SUBVCC",
    	"SUBC",
    	"SUBCCC",
    	"SUBCV",
    	"SUBCVCC",
    	"SUBME",
    	"SUBMECC",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/s390x/anames.go

    	"MOVDEQ",
    	"MOVDGE",
    	"MOVDGT",
    	"MOVDLE",
    	"MOVDLT",
    	"MOVDNE",
    	"LOCR",
    	"LOCGR",
    	"FLOGR",
    	"POPCNT",
    	"AND",
    	"ANDW",
    	"OR",
    	"ORW",
    	"XOR",
    	"XORW",
    	"SLW",
    	"SLD",
    	"SRW",
    	"SRAW",
    	"SRD",
    	"SRAD",
    	"RLL",
    	"RLLG",
    	"RNSBG",
    	"RXSBG",
    	"ROSBG",
    	"RNSBGT",
    	"RXSBGT",
    	"ROSBGT",
    	"RISBG",
    	"RISBGN",
    	"RISBGZ",
    	"RISBGNZ",
    	"RISBHG",
    	"RISBLG",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Sep 05 16:41:03 UTC 2023
    - 7.1K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/s390x.s

    	XORW	-1(R1), R2            // e3201fffff57
    
    	// shift and rotate instructions
    	SRD	$4, R4, R7              // eb740004000c
    	SRD	R1, R4, R7              // eb741000000c
    	SRW	$4, R4, R7              // eb74000400de
    	SRW	R1, R4, R7              // eb74100000de
    	SLW	$4, R3, R6              // eb63000400df
    	SLW	R2, R3, R6              // eb63200000df
    	SLD	$4, R3, R6              // eb630004000d
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 22 03:55:32 UTC 2023
    - 21.6K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/rewrite.go

    // or return 0 if they cannot be combined.
    func mergePPC64SldiSrw(sld, srw int64) int64 {
    	if sld > srw || srw >= 32 {
    		return 0
    	}
    	mask_r := uint32(0xFFFFFFFF) >> uint(srw)
    	mask_l := uint32(0xFFFFFFFF) >> uint(sld)
    	mask := (mask_r & mask_l) << uint(sld)
    	return encodePPC64RotateMask((32-srw+sld)&31, int64(mask), 32)
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 64.2K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/rewriteS390X.go

    		v.AddArg2(x, y)
    		return true
    	}
    	// match: (SRW x (MOVWreg y))
    	// result: (SRW x y)
    	for {
    		x := v_0
    		if v_1.Op != OpS390XMOVWreg {
    			break
    		}
    		y := v_1.Args[0]
    		v.reset(OpS390XSRW)
    		v.AddArg2(x, y)
    		return true
    	}
    	// match: (SRW x (MOVHreg y))
    	// result: (SRW x y)
    	for {
    		x := v_0
    		if v_1.Op != OpS390XMOVHreg {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 395.1K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		{name: "SRAW", argLength: 2, reg: gp21cxer, asm: "SRAW"}, // signed arg0 >> (arg1&63), 32 bit width
    		{name: "SRD", argLength: 2, reg: gp21, asm: "SRD"},       // unsigned arg0 >> (arg1&127), 64 bit width
    		{name: "SRW", argLength: 2, reg: gp21, asm: "SRW"},       // unsigned arg0 >> (arg1&63), 32 bit width
    		{name: "SLD", argLength: 2, reg: gp21, asm: "SLD"},       // arg0 << (arg1&127), 64 bit width
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/ppc64.s

    	SLWCC R3, R4                    // 7c841831
    	SLD $16, R3, R4                 // 786483e4
    	SLD R3, R4, R5                  // 7c851836
    	SLDCC R3, R4                    // 7c841837
    
    	SRW $8, R3, R4                  // 5464c23e
    	SRW R3, R4, R5                  // 7c851c30
    	SRWCC R3, R4                    // 7c841c31
    	SRAW $8, R3, R4                 // 7c644670
    	SRAW R3, R4, R5                 // 7c851e30
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
Back to top