- Sort Score
- Result 10 results
- Languages All
Results 131 - 140 of 176 for r13 (0.02 sec)
-
src/cmd/internal/obj/arm/obj5.go
// CMP $0, R1 // B.NE checkargp // end: // NOP // ... function ... // checkargp: // MOVW panic_argp(R1), R2 // ADD $(autosize+4), R13, R3 // CMP R2, R3 // B.NE end // ADD $4, R13, R4 // MOVW R4, panic_argp(R1) // B end // // The NOP is needed to give the jumps somewhere to land.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 20 17:19:36 UTC 2023 - 21.4K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/inst.go
// It also includes special registers. type Reg uint16 const ( _ Reg = iota R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29 R30 R31 F0 F1 F2 F3 F4 F5 F6 F7 F8 F9
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 03 01:35:44 UTC 2021 - 4.5K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
VLD1 (R8)(R13), [V2.B16] // ERROR "illegal combination" VLD1 8(R9), [V2.B16] // ERROR "illegal combination" VST1 [V1.B16], (R8)(R13) // ERROR "illegal combination" VST1 [V1.B16], 9(R2) // ERROR "illegal combination"
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 08 03:28:17 UTC 2023 - 37.8K bytes - Viewed (0) -
src/debug/macho/macho.go
AX uint64 BX uint64 CX uint64 DX uint64 DI uint64 SI uint64 BP uint64 SP uint64 R8 uint64 R9 uint64 R10 uint64 R11 uint64 R12 uint64 R13 uint64 R14 uint64 R15 uint64 IP uint64 FLAGS uint64 CS uint64 FS uint64 GS uint64 } type intName struct { i uint32 s string }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri May 14 00:56:52 UTC 2021 - 7.6K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go
// Be careful when hand coding regmasks. var regNamesLOONG64 = []string{ "R0", // constant 0 "R1", "SP", // aka R3 "R4", "R5", "R6", "R7", "R8", "R9", "R10", "R11", "R12", "R13", "R14", "R15", "R16", "R17", "R18", "R19", "R20", "R21", "g", // aka R22 "R23", "R24", "R25", "R26", "R27", "R28", "R29", // R30 is REGTMP not used in regalloc
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 21 19:04:19 UTC 2023 - 25.2K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/WasmOps.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Feb 24 00:21:13 UTC 2023 - 17.7K bytes - Viewed (0) -
src/math/big/arith_s390x.s
#include "textflag.h" // This file provides fast assembly versions for the elementary // arithmetic operations on vectors implemented in arith.go. // DI = R3, CX = R4, SI = r10, r8 = r8, r9=r9, r10 = r2, r11 = r5, r12 = r6, r13 = r7, r14 = r1 (R0 set to 0) + use R11 // func addVV(z, x, y []Word) (c Word) TEXT ·addVV(SB), NOSPLIT, $0 MOVD addvectorfacility+0x00(SB), R1 BR (R1) TEXT ·addVV_check(SB), NOSPLIT, $0 MOVB ·hasVX(SB), R1
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 19 23:33:27 UTC 2023 - 20.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64error.s
EXTRACTPS $4, X2, (BX) // ERROR "invalid instruction" EXTRACTPS $-1, X2, (BX) // ERROR "invalid instruction" // VSIB addressing does not permit non-vector (X/Y) // scaled index register. VPGATHERDQ X12,(R13)(AX*2), X11 // ERROR "invalid instruction" VPGATHERDQ X2, 664(BX*1), X1 // ERROR "invalid instruction" VPGATHERDQ Y2, (BP)(AX*2), Y1 // ERROR "invalid instruction" VPGATHERDQ Y5, 664(DX*8), Y6 // ERROR "invalid instruction"
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Jun 14 00:03:57 UTC 2023 - 8.9K bytes - Viewed (0) -
src/cmd/internal/obj/x86/asm_test.go
runTest(t, ctxt386, oclassTests386) }) } func TestRegisterListEncDec(t *testing.T) { tests := []struct { printed string reg0 int16 reg1 int16 }{ {"[R10-R13]", REG_R10, REG_R13}, {"[X0-AX]", REG_X0, REG_AX}, {"[X0-X3]", REG_X0, REG_X3}, {"[X21-X24]", REG_X21, REG_X24}, {"[Y0-Y3]", REG_Y0, REG_Y3}, {"[Y21-Y24]", REG_Y21, REG_Y24},
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Jul 28 19:39:51 UTC 2023 - 9.2K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/sys/unix/ztypes_freebsd_amd64.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 19 23:33:33 UTC 2023 - 9.7K bytes - Viewed (0)