Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 16 for REV16 (0.1 sec)

  1. src/cmd/internal/obj/arm/anames.go

    	"MMULS",
    	"WORD",
    	"MULL",
    	"MULAL",
    	"MULLU",
    	"MULALU",
    	"BX",
    	"BXRET",
    	"DWORD",
    	"LDREX",
    	"STREX",
    	"LDREXD",
    	"STREXD",
    	"DMB",
    	"PLD",
    	"CLZ",
    	"REV",
    	"REV16",
    	"REVSH",
    	"RBIT",
    	"XTAB",
    	"XTAH",
    	"XTABU",
    	"XTAHU",
    	"BFX",
    	"BFXU",
    	"BFC",
    	"BFI",
    	"MULWT",
    	"MULWB",
    	"MULBB",
    	"MULAWT",
    	"MULAWB",
    	"MULABB",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Oct 16 15:58:33 UTC 2019
    - 1.4K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/arm64/anames.go

    	"NEGW",
    	"NGC",
    	"NGCS",
    	"NGCSW",
    	"NGCW",
    	"NOOP",
    	"ORN",
    	"ORNW",
    	"ORR",
    	"ORRW",
    	"PRFM",
    	"PRFUM",
    	"RBIT",
    	"RBITW",
    	"REM",
    	"REMW",
    	"REV",
    	"REV16",
    	"REV16W",
    	"REV32",
    	"REVW",
    	"ROR",
    	"RORW",
    	"SBC",
    	"SBCS",
    	"SBCSW",
    	"SBCW",
    	"SBFIZ",
    	"SBFIZW",
    	"SBFM",
    	"SBFMW",
    	"SBFX",
    	"SBFXW",
    	"SCVTFD",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 18 01:40:37 UTC 2023
    - 5.4K bytes
    - Viewed (0)
  3. test/codegen/bitfield.go

    //
    //go:nosplit
    func shift_no_cmp(x int) int {
    	// arm64:`LSL\t[$]17`,-`CMP`
    	// mips64:`SLLV\t[$]17`,-`SGT`
    	return x << 17
    }
    
    func rev16(c uint64) (uint64, uint64, uint64) {
    	// arm64:`REV16`,-`AND`,-`LSR`,-`AND`,-`ORR\tR[0-9]+<<8`
    	b1 := ((c & 0xff00ff00ff00ff00) >> 8) | ((c & 0x00ff00ff00ff00ff) << 8)
    	// arm64:-`ADD\tR[0-9]+<<8`
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 23 06:11:32 UTC 2022
    - 9.6K bytes
    - Viewed (0)
  4. test/codegen/mathbits.go

    	// ppc64x/power10: "BRW"
    	return bits.ReverseBytes32(n)
    }
    
    func ReverseBytes16(n uint16) uint16 {
    	// amd64:"ROLW"
    	// arm64:"REV16W",-"UBFX",-"ORR"
    	// arm/5:"SLL","SRL","ORR"
    	// arm/6:"REV16"
    	// arm/7:"REV16"
    	// ppc64x/power10: "BRH"
    	return bits.ReverseBytes16(n)
    }
    
    // --------------------- //
    //    bits.RotateLeft    //
    // --------------------- //
    
    func RotateLeft64(n uint64) uint64 {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 18:51:17 UTC 2024
    - 19.6K bytes
    - Viewed (0)
  5. src/cmd/vendor/golang.org/x/arch/arm/armasm/tables.go

    	REV_ZZ:            "REV.ZZ",
    	REV16_EQ:          "REV16.EQ",
    	REV16_NE:          "REV16.NE",
    	REV16_CS:          "REV16.CS",
    	REV16_CC:          "REV16.CC",
    	REV16_MI:          "REV16.MI",
    	REV16_PL:          "REV16.PL",
    	REV16_VS:          "REV16.VS",
    	REV16_VC:          "REV16.VC",
    	REV16_HI:          "REV16.HI",
    	REV16_LS:          "REV16.LS",
    	REV16_GE:          "REV16.GE",
    	REV16_LT:          "REV16.LT",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 16 17:57:48 UTC 2017
    - 267.4K bytes
    - Viewed (0)
  6. src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/tables.go

    	{0xfffffc00, 0x5ac00800, REV, instArgs{arg_Wd, arg_Wn}, nil},
    	// REV <Xd>, <Xn>
    	{0xfffffc00, 0xdac00c00, REV, instArgs{arg_Xd, arg_Xn}, nil},
    	// REV16 <Wd>, <Wn>
    	{0xfffffc00, 0x5ac00400, REV16, instArgs{arg_Wd, arg_Wn}, nil},
    	// REV16 <Xd>, <Xn>
    	{0xfffffc00, 0xdac00400, REV16, instArgs{arg_Xd, arg_Xn}, nil},
    	// REV32 <Xd>, <Xn>
    	{0xfffffc00, 0xdac00800, REV32, instArgs{arg_Xd, arg_Xn}, nil},
    	// ROR <Wd>, <Wn>, <Wm>
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 16 17:57:48 UTC 2017
    - 211.8K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/ARMOps.go

    		{name: "CLZ", argLength: 1, reg: gp11, asm: "CLZ"},     // count leading zero
    		{name: "REV", argLength: 1, reg: gp11, asm: "REV"},     // reverse byte order
    		{name: "REV16", argLength: 1, reg: gp11, asm: "REV16"}, // reverse byte order in 16-bit halfwords
    		{name: "RBIT", argLength: 1, reg: gp11, asm: "RBIT"},   // reverse bit order
    
    		// shifts
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 24 00:21:13 UTC 2023
    - 41K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/ARM.rules

    // ((x>>8) | (x<<8)) -> (REV16 x), the type of x is uint16, "|" can also be "^" or "+".
    // UBFX instruction is supported by ARMv6T2, ARMv7 and above versions, REV16 is supported by
    // ARMv6 and above versions. So for ARMv6, we need to match SLLconst, SRLconst and ORshiftLL.
    ((ADDshiftLL|ORshiftLL|XORshiftLL) <typ.UInt16> [8] (BFXU <typ.UInt16> [int32(armBFAuxInt(8, 8))] x) x) => (REV16 x)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 90.1K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/ARM64Ops.go

    		{name: "REVW", argLength: 1, reg: gp11, asm: "REVW"},                                  // byte reverse, 32-bit
    		{name: "REV16", argLength: 1, reg: gp11, asm: "REV16"},                                // byte reverse in each 16-bit halfword, 64-bit
    		{name: "REV16W", argLength: 1, reg: gp11, asm: "REV16W"},                              // byte reverse in each 16-bit halfword, 32-bit
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 58.8K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	RET                                        // c0035fd6
    	REVW R8, R10                               // 0a09c05a
    	REV R1, R2                                 // 220cc0da
    	REV16W R21, R19                            // b306c05a
    	REV16 R25, R4                              // 2407c0da
    	REV32 R27, R21                             // 750bc0da
    	EXTRW $27, R4, R25, R19                    // 336f8413
    	EXTR $17, R10, R29, R15                    // af47ca93
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
Back to top