Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 23 for r30 (0.02 sec)

  1. src/runtime/duff_loong64.s

    	ADDV	$8, R20
    	MOVV	R30, (R21)
    	ADDV	$8, R21
    
    	MOVV	(R20), R30
    	ADDV	$8, R20
    	MOVV	R30, (R21)
    	ADDV	$8, R21
    
    	MOVV	(R20), R30
    	ADDV	$8, R20
    	MOVV	R30, (R21)
    	ADDV	$8, R21
    
    	MOVV	(R20), R30
    	ADDV	$8, R20
    	MOVV	R30, (R21)
    	ADDV	$8, R21
    
    	MOVV	(R20), R30
    	ADDV	$8, R20
    	MOVV	R30, (R21)
    	ADDV	$8, R21
    
    	MOVV	(R20), R30
    	ADDV	$8, R20
    	MOVV	R30, (R21)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:21 UTC 2023
    - 11.9K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	CCMNW EQ, R20, R6, $6                      // 8602463a
    	CCMN LE, R30, R12, $6                      // c6d34cba
    	CCMPW VS, R29, $15, $7                     // a76b4f7a
    	CCMP LE, R7, $19, $3                       // e3d853fa
    	CCMPW HS, R19, R6, $0                      // 6022467a
    	CCMP LT, R30, R6, $7                       // c7b346fa
    	CCMN  MI, ZR, R1, $4                       // e44341ba
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
  3. src/runtime/mkpreempt.go

    	p(mov + " (R3), R30")              // load PC to REGTMP
    	p(add+" $%d, R3", l.stack+regsize) // pop frame (including the space pushed by sigctxt.pushCall)
    	p("JMP (R30)")
    }
    
    func genPPC64() {
    	// Add integer registers R3-R29
    	// R0 (zero), R1 (SP), R30 (g) are special and not saved here.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 15.3K bytes
    - Viewed (0)
  4. src/runtime/asm_loong64.s

    // of constant-sized-frame functions to encode a few bits of size in the pc.
    // Caution: ugly multiline assembly macros in your future!
    
    #define DISPATCH(NAME,MAXSIZE)		\
    	MOVV	$MAXSIZE, R30;		\
    	SGTU	R19, R30, R30;		\
    	BNE	R30, 3(PC);			\
    	MOVV	$NAME(SB), R4;	\
    	JMP	(R4)
    // Note: can't just "BR NAME(SB)" - bad inlining results.
    
    TEXT ·reflectcall(SB), NOSPLIT|NOFRAME, $0-48
    	MOVWU frameSize+32(FP), R19
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 13 15:04:25 UTC 2024
    - 26.5K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/arch/arch.go

    	register["FPSCR"] = ppc64.REG_FPSCR
    	register["MSR"] = ppc64.REG_MSR
    	// Pseudo-registers.
    	register["SB"] = RSB
    	register["FP"] = RFP
    	register["PC"] = RPC
    	// Avoid unintentionally clobbering g using R30.
    	delete(register, "R30")
    	register["g"] = ppc64.REG_R30
    	registerPrefix := map[string]bool{
    		"CR":  true,
    		"F":   true,
    		"R":   true,
    		"SPR": true,
    	}
    
    	instructions := make(map[string]obj.As)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 21 06:51:28 UTC 2023
    - 21.3K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/operand_test.go

    	{"$argframe+0(FP)", "$argframe(FP)"},
    	{"$asmcgocall<>(SB)", "$asmcgocall<>(SB)"},
    	{"EQ", "EQ"},
    	{"F29", "F29"},
    	{"F3", "F3"},
    	{"F30", "F30"},
    	{"g", "g"},
    	{"LR", "R30"},
    	{"(LR)", "(R30)"},
    	{"R0", "R0"},
    	{"R10", "R10"},
    	{"R11", "R11"},
    	{"R18_PLATFORM", "R18"},
    	{"$4503601774854144.0", "$(4503601774854144.0)"},
    	{"$runtime·badsystemstack(SB)", "$runtime.badsystemstack(SB)"},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 29 18:31:05 UTC 2023
    - 23.9K bytes
    - Viewed (0)
  7. src/cmd/internal/obj/arm64/a.out.go

    	// and the first match is chosen.
    	// The more specific class needs to come earlier.
    	C_NONE   = iota + 1 // starting from 1, leave unclassified Addr's class as 0
    	C_REG               // R0..R30
    	C_ZREG              // R0..R30, ZR
    	C_RSP               // R0..R30, RSP
    	C_FREG              // F0..F31
    	C_VREG              // V0..V31
    	C_PAIR              // (Rn, Rm)
    	C_SHIFT             // Rn<<2
    	C_EXTREG            // Rn.UXTB[<<3]
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Oct 18 17:56:30 UTC 2023
    - 18.1K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    	"R11",
    	"R12",
    	"R13",
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"g", // aka R22
    	"R23",
    	"R24",
    	"R25",
    	"R26",
    	"R27",
    	"R28",
    	"R29",
    	// R30 is REGTMP not used in regalloc
    	"R31",
    
    	"F0",
    	"F1",
    	"F2",
    	"F3",
    	"F4",
    	"F5",
    	"F6",
    	"F7",
    	"F8",
    	"F9",
    	"F10",
    	"F11",
    	"F12",
    	"F13",
    	"F14",
    	"F15",
    	"F16",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  9. src/runtime/asm_arm64.s

    	RET
    
    noswitch:
    	// already on m stack, just call directly
    	// Using a tail call here cleans up tracebacks since we won't stop
    	// at an intermediate systemstack.
    	MOVD	0(R26), R3	// code pointer
    	MOVD.P	16(RSP), R30	// restore LR
    	SUB	$8, RSP, R29	// restore FP
    	B	(R3)
    
    // func switchToCrashStack0(fn func())
    TEXT runtime·switchToCrashStack0<ABIInternal>(SB), NOSPLIT, $0-8
    	MOVD	R0, R26    // context register
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat May 11 20:38:24 UTC 2024
    - 43.4K bytes
    - Viewed (0)
  10. src/runtime/race_ppc64le.s

    // The race ctx is passed in R3 and loaded in
    // racecalladdr.
    //
    // The sequence used to get the race ctx:
    //    MOVD    runtime·tls_g(SB), R10 // Address of TLS variable
    //    MOVD    0(R10), g              // g = R30
    //    MOVD    g_racectx(g), R3       // racectx == ThreadState
    
    // func runtime·RaceRead(addr uintptr)
    // Called from instrumented Go code
    TEXT	runtime·raceread<ABIInternal>(SB), NOSPLIT, $0-8
    	MOVD	R3, R4 // addr
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 18:37:29 UTC 2024
    - 17K bytes
    - Viewed (0)
Back to top