Search Options

Results per page
Sort
Preferred Languages
Advance

Results 51 - 60 of 65 for R27 (0.03 sec)

  1. src/runtime/asm_loong64.s

    	MOVV	R21, 152(R3)
    	// R22 is g.
    	MOVV	R23, 160(R3)
    	MOVV	R24, 168(R3)
    	MOVV	R25, 176(R3)
    	MOVV	R26, 184(R3)
    	// R27 already saved
    	// R28 already saved.
    	MOVV	R29, 192(R3)
    	// R30 is tmp register.
    	MOVV	R31, 200(R3)
    
    	CALL	runtime·wbBufFlush(SB)
    
    	MOVV	8(R3), R27
    	MOVV	16(R3), R28
    	MOVV	24(R3), R2
    	MOVV	32(R3), R4
    	MOVV	40(R3), R5
    	MOVV	48(R3), R6
    	MOVV	56(R3), R7
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 13 15:04:25 UTC 2024
    - 26.5K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    	"R7",
    	"R8",
    	"R9",
    	"R10",
    	"R11",
    	"R12",
    	"R13",
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"g", // aka R22
    	"R23",
    	"R24",
    	"R25",
    	"R26",
    	"R27",
    	"R28",
    	"R29",
    	// R30 is REGTMP not used in regalloc
    	"R31",
    
    	"F0",
    	"F1",
    	"F2",
    	"F3",
    	"F4",
    	"F5",
    	"F6",
    	"F7",
    	"F8",
    	"F9",
    	"F10",
    	"F11",
    	"F12",
    	"F13",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/ppc64/a.out.go

    	PPC64DWARFRegisters[REG_CTR] = 66
    	PPC64DWARFRegisters[REG_XER] = 76
    }
    
    /*
     * GENERAL:
     *
     * compiler allocates R3 up as temps
     * compiler allocates register variables R7-R27
     * compiler allocates external registers R30 down
     *
     * compiler allocates register variables F17-F26
     * compiler allocates external registers F26 down
     */
    const (
    	BIG = 32768 - 8
    )
    
    const (
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 16K bytes
    - Viewed (0)
  4. src/crypto/sha512/sha512block_ppc64x.s

    #define R_x070	R17
    #define R_x080	R18
    #define R_x090	R19
    #define R_x0a0	R20
    #define R_x0b0	R21
    #define R_x0c0	R22
    #define R_x0d0	R23
    #define R_x0e0	R24
    #define R_x0f0	R28
    #define R_x100	R29
    #define R_x110	R27
    
    
    // V0-V7 are A-H
    // V8-V23 are used for the message schedule
    #define KI	V24
    #define FUNC	V25
    #define S0	V26
    #define S1	V27
    #define s0	V28
    #define s1	V29
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 15.8K bytes
    - Viewed (0)
  5. src/crypto/sha256/sha256block_ppc64x.s

    #define R_x070	R17
    #define R_x080	R18
    #define R_x090	R19
    #define R_x0a0	R20
    #define R_x0b0	R21
    #define R_x0c0	R22
    #define R_x0d0	R23
    #define R_x0e0	R24
    #define R_x0f0	R25
    #define R_x100	R26
    #define R_x110	R27
    
    
    // V0-V7 are A-H
    // V8-V23 are used for the message schedule
    #define KI	V24
    #define FUNC	V25
    #define S0	V26
    #define S1	V27
    #define s0	V28
    #define s1	V29
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 14.4K bytes
    - Viewed (0)
  6. src/cmd/internal/notsha256/sha256block_ppc64x.s

    #define R_x070	R17
    #define R_x080	R18
    #define R_x090	R19
    #define R_x0a0	R20
    #define R_x0b0	R21
    #define R_x0c0	R22
    #define R_x0d0	R23
    #define R_x0e0	R24
    #define R_x0f0	R25
    #define R_x100	R26
    #define R_x110	R27
    
    
    // V0-V7 are A-H
    // V8-V23 are used for the message schedule
    #define KI	V24
    #define FUNC	V25
    #define S0	V26
    #define S1	V27
    #define s0	V28
    #define s1	V29
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 14.5K bytes
    - Viewed (0)
  7. src/internal/bytealg/index_ppc64x.s

    	// R17=index value 17
    	// R18=index value 18
    	// R19=index value 1
    	// R26=LASTBYTE of string
    	// R27=LASTSTR last start byte to compare with sep
    	// R8, R9 scratch
    	// V0=sep left justified zero fill
    	// CR4=sep length >= 16
    
    #define SEPMASK V17
    #define LASTBYTE R26
    #define LASTSTR R27
    #define ONES V20
    #define SWAP V21
    #define SWAP_ VS53
    TEXT indexbody<>(SB), NOSPLIT|NOFRAME, $0
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 16:47:45 UTC 2023
    - 31.6K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/MIPSOps.go

    	"R9",
    	"R10",
    	"R11",
    	"R12",
    	"R13",
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"R22",
    	//REGTMP
    	"R24",
    	"R25",
    	// R26 reserved by kernel
    	// R27 reserved by kernel
    	"R28",
    	"SP",  // aka R29
    	"g",   // aka R30
    	"R31", // REGLINK
    
    	// odd FP registers contain high parts of 64-bit FP values
    	"F0",
    	"F2",
    	"F4",
    	"F6",
    	"F8",
    	"F10",
    	"F12",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 24K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    	"R10",
    	"R11", // REGCTXT for closures
    	"R12",
    	"R13", // REGTLS
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"R22",
    	"R23",
    	"R24",
    	"R25",
    	"R26",
    	"R27",
    	"R28",
    	"R29",
    	"g",   // REGG.  Using name "g" and setting Config.hasGReg makes it "just happen".
    	"R31", // REGTMP
    
    	"F0",
    	"F1",
    	"F2",
    	"F3",
    	"F4",
    	"F5",
    	"F6",
    	"F7",
    	"F8",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/MIPS64Ops.go

    	"R11",
    	"R12",
    	"R13",
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"R22",
    	// R23 = REGTMP not used in regalloc
    	"R24",
    	"R25",
    	// R26 reserved by kernel
    	// R27 reserved by kernel
    	// R28 = REGSB not used in regalloc
    	"SP",  // aka R29
    	"g",   // aka R30
    	"R31", // aka REGLINK
    
    	"F0",
    	"F1",
    	"F2",
    	"F3",
    	"F4",
    	"F5",
    	"F6",
    	"F7",
    	"F8",
    	"F9",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 03:36:31 UTC 2023
    - 25.5K bytes
    - Viewed (0)
Back to top