- Sort Score
- Result 10 results
- Languages All
Results 51 - 60 of 70 for r22 (0.98 sec)
-
platforms/ide/tooling-api/src/crossVersionTest/groovy/org/gradle/integtests/tooling/r22/CancellationCrossVersionSpec.groovy
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * See the License for the specific language governing permissions and * limitations under the License. */ package org.gradle.integtests.tooling.r22 import org.gradle.integtests.tooling.CancellationSpec import org.gradle.integtests.tooling.fixture.ActionQueriesModelThatRequiresConfigurationPhase import org.gradle.integtests.tooling.fixture.TestResultHandler
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Tue Sep 26 14:49:20 UTC 2023 - 8.2K bytes - Viewed (0) -
src/runtime/sys_linux_mipsx.s
RET TEXT runtime·sigfwd(SB),NOSPLIT,$0-16 MOVW sig+4(FP), R4 MOVW info+8(FP), R5 MOVW ctx+12(FP), R6 MOVW fn+0(FP), R25 MOVW R29, R22 SUBU $16, R29 AND $~7, R29 // shadow space for 4 args aligned to 8 bytes as per O32 ABI JAL (R25) MOVW R22, R29 RET TEXT runtime·sigtramp(SB),NOSPLIT|TOPFRAME,$12 // this might be called in external code context, // where g is not set.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Oct 18 20:57:24 UTC 2022 - 9.7K bytes - Viewed (0) -
src/crypto/internal/nistec/p256_asm_arm64.s
LDP 1*16(a_ptr), (R6, R7) LDP 2*16(a_ptr), (R8, R9) LDP 0*16(b_ptr), (R16, R17) LDP 1*16(b_ptr), (R19, R20) LDP 2*16(b_ptr), (R21, R22) CSEL EQ, R16, R4, R4 CSEL EQ, R17, R5, R5 CSEL EQ, R19, R6, R6 CSEL EQ, R20, R7, R7 CSEL EQ, R21, R8, R8 CSEL EQ, R22, R9, R9 STP (R4, R5), 0*16(res_ptr) STP (R6, R7), 1*16(res_ptr) STP (R8, R9), 2*16(res_ptr) LDP 3*16(a_ptr), (R4, R5)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Mar 04 17:29:44 UTC 2024 - 29.7K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/obj9.go
// if(g->panic != nil && g->panic->argp == FP) g->panic->argp = bottom-of-frame // // MOVD g_panic(g), R22 // CMP R22, $0 // BEQ end // MOVD panic_argp(R22), R23 // ADD $(autosize+8), R1, R24 // CMP R23, R24 // BNE end // ADD $8, R1, R25 // MOVD R25, panic_argp(R22) // end: // NOP // // The NOP is needed to give the jumps somewhere to land.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 18:17:17 UTC 2024 - 40.8K bytes - Viewed (0) -
src/crypto/aes/gcm_ppc64x.s
MOVD $48, R18; \ MOVD $64, R19; \ MOVD $80, R20; \ MOVD $96, R21; \ MOVD $112, R22; \ P8_LXVB16X(blk_inp,R0,V1); \ P8_LXVB16X(blk_inp,R16,V2); \ P8_LXVB16X(blk_inp,R17,V3); \ P8_LXVB16X(blk_inp,R18,V4); \ P8_LXVB16X(blk_inp,R19,V5); \ P8_LXVB16X(blk_inp,R20,V6); \ P8_LXVB16X(blk_inp,R21,V7); \ P8_LXVB16X(blk_inp,R22,V8); \ ADD $128, blk_inp // Finish encryption on 8 streams and
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Mar 04 17:29:44 UTC 2024 - 27.1K bytes - Viewed (0) -
src/runtime/asm_mipsx.s
MOVW R13, 52(R29) MOVW R14, 56(R29) MOVW R15, 60(R29) MOVW R16, 64(R29) MOVW R17, 68(R29) MOVW R18, 72(R29) MOVW R19, 76(R29) MOVW R20, 80(R29) // R21 already saved // R22 already saved. MOVW R22, 84(R29) // R23 is tmp register. MOVW R24, 88(R29) MOVW R25, 92(R29) // R26 is reserved by kernel. // R27 is reserved by kernel. MOVW R28, 96(R29) // R29 is SP. // R30 is g.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 06 11:46:29 UTC 2024 - 26.3K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 21 19:04:19 UTC 2023 - 25.2K bytes - Viewed (0) -
src/runtime/asm_mips64x.s
// license that can be found in the LICENSE file. //go:build mips64 || mips64le #include "go_asm.h" #include "go_tls.h" #include "funcdata.h" #include "textflag.h" #define REGCTXT R22 TEXT runtime·rt0_go(SB),NOSPLIT|TOPFRAME,$0 // R29 = stack; R4 = argc; R5 = argv ADDV $-24, R29 MOVW R4, 8(R29) // argc MOVV R5, 16(R29) // argv
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 06 19:45:59 UTC 2023 - 24.3K bytes - Viewed (0) -
src/runtime/mkpreempt.go
if _64bit { mov = "MOVV" movf = "MOVD" add = "ADDV" sub = "SUBV" r28 = "RSB" regsize = 8 softfloat = "GOMIPS64_softfloat" } // Add integer registers R1-R22, R24-R25, R28 // R0 (zero), R23 (REGTMP), R29 (SP), R30 (g), R31 (LR) are special, // and not saved here. R26 and R27 are reserved by kernel and not used.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 20 17:19:36 UTC 2023 - 15.3K bytes - Viewed (0) -
src/runtime/sys_darwin_arm64.s
MOVW machTimebaseInfo_denom(RSP), R21 ADD $(machTimebaseInfo__size+15)/16*16, RSP MOVW R20, timebase<>+machTimebaseInfo_numer(SB) MOVD $timebase<>+machTimebaseInfo_denom(SB), R22 STLRW R21, (R22) // atomic write initialized: MOVW R20, 8(R19) MOVW R21, 12(R19) RET TEXT runtime·sigfwd(SB),NOSPLIT,$0-32 MOVW sig+8(FP), R0 MOVD info+16(FP), R1 MOVD ctx+24(FP), R2
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Aug 03 16:07:59 UTC 2023 - 18.3K bytes - Viewed (0)