- Sort Score
- Result 10 results
- Languages All
Results 1 - 3 of 3 for VBCAX (0.49 sec)
-
src/cmd/internal/obj/arm64/anames.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 18 01:40:37 UTC 2023 - 5.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
VPMULL2 V2.D2, V1.D2, V4.Q1 // 24e0e24e VPMULL V2.B8, V1.B8, V3.H8 // 23e0220e VPMULL2 V2.B16, V1.B16, V4.H8 // 24e0224e VEOR3 V2.B16, V7.B16, V12.B16, V25.B16 // 990907ce VBCAX V1.B16, V2.B16, V26.B16, V31.B16 // 5f0722ce VREV32 V5.B16, V5.B16 // a508206e VREV64 V2.S2, V3.S2 // 4308a00e VREV64 V2.S4, V3.S4 // 4308a04e
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 08 03:28:17 UTC 2023 - 94.9K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
if !(0 <= shift && shift <= int(width-1)) { c.ctxt.Diag("shift amount out of range: %v\n", p) } o1 |= uint32(immh)<<19 | uint32(shift)<<16 | uint32(rf&31)<<5 | uint32(p.To.Reg&31) case 103: /* VEOR3/VBCAX Va.B16, Vm.B16, Vn.B16, Vd.B16 */ ta := (p.From.Reg >> 5) & 15 tm := (p.Reg >> 5) & 15 td := (p.To.Reg >> 5) & 15 tn := ((p.GetFrom3().Reg) >> 5) & 15
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0)