Search Options

Results per page
Sort
Preferred Languages
Advance

Results 51 - 60 of 67 for x1 (0.07 sec)

  1. tensorflow/compiler/mlir/quantization/tensorflow/python/representative_dataset.py

    from tensorflow.python.types import core
    from tensorflow.python.util import tf_export
    
    # A representative sample is a map of: input_key -> input_value.
    # Ex.: {'dense_input': tf.constant([1, 2, 3])}
    # Ex.: {'x1': np.ndarray([4, 5, 6]}
    RepresentativeSample = Mapping[str, core.TensorLike]
    
    # A representative dataset is an iterable of representative samples.
    RepresentativeDataset = Iterable[RepresentativeSample]
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri Mar 22 22:55:22 UTC 2024
    - 14.2K bytes
    - Viewed (0)
  2. src/runtime/asm_riscv64.s

    	MOV	g, m_g0(X11)			// curm.g0 = g
    
    	// switch to crashstack
    	MOV	(g_stack+stack_hi)(g), X11
    	SUB	$(4*8), X11
    	MOV	X11, X2
    
    	// call target function
    	MOV	0(CTXT), X10
    	JALR	X1, X10
    
    	// should never return
    	CALL	runtime·abort(SB)
    	UNDEF
    
    /*
     * support for morestack
     */
    
    // Called during function prolog when more stack is needed.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 27K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/asm.go

    			x0 := p.getConstant(prog, op, &a[0])
    			x1 := p.getConstant(prog, op, &a[1])
    			x2 := int64(p.getRegister(prog, op, &a[2]))
    			x3 := int64(p.getRegister(prog, op, &a[3]))
    			x4 := int64(p.getRegister(prog, op, &a[4]))
    			x5 := p.getConstant(prog, op, &a[5])
    			// Cond is handled specially for this instruction.
    			offset, MRC, ok := arch.ARMMRCOffset(op, cond, x0, x1, x2, x3, x4, x5)
    			if !ok {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 25.5K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/test/testdata/arith_test.go

    	v3 := v1 + v1 + v1 ^ v1 | 3 + v1 ^ v1 | v1 ^ v1
    	v1-- // dev.ssa doesn't see this one
    	return v1 ^ v1*v1 - v3
    }
    
    func testSubConst(t *testing.T) {
    	x1 := sub1_ssa()
    	want1 := uint64(6)
    	if x1 != want1 {
    		t.Errorf("sub1_ssa()=%d, got %d", want1, x1)
    	}
    	x2 := sub2_ssa()
    	want2 := uint8(251)
    	if x2 != want2 {
    		t.Errorf("sub2_ssa()=%d, got %d", want2, x2)
    	}
    }
    
    //go:noinline
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 01 19:30:59 UTC 2023
    - 43.5K bytes
    - Viewed (0)
  5. tensorflow/cc/framework/gradient_checker.cc

    // dy_1/dx_m dy_2/dx_m ... dy_n/dx_m
    //
    // If x or y is complex, each complex entry is "expanded" into a real and
    // imaginary entry, and the Jacobian is organized as above on the expanded list.
    // e.g.
    // [y1, y2] = Square([x1, x2]) where x and y are complex.
    // Writing
    // x = [x1_real, x1_imag, x2_real, x2_imag]
    // y = [y1_real, y1_imag, y2_real, y2_imag]
    // the Jacobian transpose is
    // the 4x4 matrix:
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Sat Apr 13 05:57:22 UTC 2024
    - 18.2K bytes
    - Viewed (0)
  6. pkg/registry/core/service/ipallocator/controller/repair_test.go

    	err = secondaryPrevious.Snapshot(&secondaryDST)
    	if err != nil {
    		t.Fatal(err)
    	}
    
    	fakeClient := fake.NewSimpleClientset(
    		&corev1.Service{
    			ObjectMeta: metav1.ObjectMeta{Namespace: "x1", Name: "one-v4-v6"},
    			Spec: corev1.ServiceSpec{
    				ClusterIP:  "192.168.1.1",
    				ClusterIPs: []string{"192.168.1.1", "2000::1"},
    				IPFamilies: []corev1.IPFamily{corev1.IPv4Protocol, corev1.IPv6Protocol},
    			},
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Sat Sep 30 15:46:06 UTC 2023
    - 21.1K bytes
    - Viewed (0)
  7. test/codegen/memcombine.go

    	d2[1], d2[0] = 0, 0 // arm64:"STP",-"MOVB",-"MOVH"
    }
    
    func loadstore(p, q *[4]uint8) {
    	// amd64:"MOVL",-"MOVB"
    	// arm64:"MOVWU",-"MOVBU"
    	x0, x1, x2, x3 := q[0], q[1], q[2], q[3]
    	// amd64:"MOVL",-"MOVB"
    	// arm64:"MOVW",-"MOVB"
    	p[0], p[1], p[2], p[3] = x0, x1, x2, x3
    }
    
    type S1 struct {
    	a, b int16
    }
    
    func loadstore2(p, q *S1) {
    	// amd64:"MOVL",-"MOVWLZX"
    	// arm64:"MOVWU",-"MOVH"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 21 19:45:41 UTC 2024
    - 29.7K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/386Ops.go

    // W (word)      = 16 bit
    // B (byte)      = 8 bit
    
    // copied from ../../x86/reg.go
    var regNames386 = []string{
    	"AX",
    	"CX",
    	"DX",
    	"BX",
    	"SP",
    	"BP",
    	"SI",
    	"DI",
    	"X0",
    	"X1",
    	"X2",
    	"X3",
    	"X4",
    	"X5",
    	"X6",
    	"X7",
    
    	// If you add registers, update asyncPreempt in runtime
    
    	// pseudo-registers
    	"SB",
    }
    
    func init() {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 14 08:10:32 UTC 2023
    - 45.1K bytes
    - Viewed (0)
  9. src/cmd/vendor/golang.org/x/arch/x86/x86asm/gnu.go

    	F5:   "%st(5)",
    	F6:   "%st(6)",
    	F7:   "%st(7)",
    	M0:   "%mm0",
    	M1:   "%mm1",
    	M2:   "%mm2",
    	M3:   "%mm3",
    	M4:   "%mm4",
    	M5:   "%mm5",
    	M6:   "%mm6",
    	M7:   "%mm7",
    	X0:   "%xmm0",
    	X1:   "%xmm1",
    	X2:   "%xmm2",
    	X3:   "%xmm3",
    	X4:   "%xmm4",
    	X5:   "%xmm5",
    	X6:   "%xmm6",
    	X7:   "%xmm7",
    	X8:   "%xmm8",
    	X9:   "%xmm9",
    	X10:  "%xmm10",
    	X11:  "%xmm11",
    	X12:  "%xmm12",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 21.4K bytes
    - Viewed (0)
  10. src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/inst.go

    	W6
    	W7
    	W8
    	W9
    	W10
    	W11
    	W12
    	W13
    	W14
    	W15
    	W16
    	W17
    	W18
    	W19
    	W20
    	W21
    	W22
    	W23
    	W24
    	W25
    	W26
    	W27
    	W28
    	W29
    	W30
    	WZR
    
    	X0
    	X1
    	X2
    	X3
    	X4
    	X5
    	X6
    	X7
    	X8
    	X9
    	X10
    	X11
    	X12
    	X13
    	X14
    	X15
    	X16
    	X17
    	X18
    	X19
    	X20
    	X21
    	X22
    	X23
    	X24
    	X25
    	X26
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 21.5K bytes
    - Viewed (0)
Back to top