Search Options

Results per page
Sort
Preferred Languages
Advance

Results 51 - 60 of 63 for r26 (0.06 sec)

  1. src/runtime/asm_loong64.s

    	MOVV	R16, 120(R3)
    	MOVV	R17, 128(R3)
    	MOVV	R18, 136(R3)
    	// R19 already saved
    	MOVV	R20, 144(R3)
    	MOVV	R21, 152(R3)
    	// R22 is g.
    	MOVV	R23, 160(R3)
    	MOVV	R24, 168(R3)
    	MOVV	R25, 176(R3)
    	MOVV	R26, 184(R3)
    	// R27 already saved
    	// R28 already saved.
    	MOVV	R29, 192(R3)
    	// R30 is tmp register.
    	MOVV	R31, 200(R3)
    
    	CALL	runtime·wbBufFlush(SB)
    
    	MOVV	8(R3), R27
    	MOVV	16(R3), R28
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 13 15:04:25 UTC 2024
    - 26.5K bytes
    - Viewed (0)
  2. src/crypto/sha256/sha256block_ppc64x.s

    #define R_x060	R16
    #define R_x070	R17
    #define R_x080	R18
    #define R_x090	R19
    #define R_x0a0	R20
    #define R_x0b0	R21
    #define R_x0c0	R22
    #define R_x0d0	R23
    #define R_x0e0	R24
    #define R_x0f0	R25
    #define R_x100	R26
    #define R_x110	R27
    
    
    // V0-V7 are A-H
    // V8-V23 are used for the message schedule
    #define KI	V24
    #define FUNC	V25
    #define S0	V26
    #define S1	V27
    #define s0	V28
    #define s1	V29
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 14.4K bytes
    - Viewed (0)
  3. src/cmd/internal/notsha256/sha256block_ppc64x.s

    #define R_x060	R16
    #define R_x070	R17
    #define R_x080	R18
    #define R_x090	R19
    #define R_x0a0	R20
    #define R_x0b0	R21
    #define R_x0c0	R22
    #define R_x0d0	R23
    #define R_x0e0	R24
    #define R_x0f0	R25
    #define R_x100	R26
    #define R_x110	R27
    
    
    // V0-V7 are A-H
    // V8-V23 are used for the message schedule
    #define KI	V24
    #define FUNC	V25
    #define S0	V26
    #define S1	V27
    #define s0	V28
    #define s1	V29
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 14.5K bytes
    - Viewed (0)
  4. src/internal/bytealg/index_ppc64x.s

    	// R16=index value 16
    	// R17=index value 17
    	// R18=index value 18
    	// R19=index value 1
    	// R26=LASTBYTE of string
    	// R27=LASTSTR last start byte to compare with sep
    	// R8, R9 scratch
    	// V0=sep left justified zero fill
    	// CR4=sep length >= 16
    
    #define SEPMASK V17
    #define LASTBYTE R26
    #define LASTSTR R27
    #define ONES V20
    #define SWAP V21
    #define SWAP_ VS53
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 16:47:45 UTC 2023
    - 31.6K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/arm64/a.out.go

    const (
    	REG_SPECIAL = obj.RBaseARM64 + 1<<12
    )
    
    // Register assignments:
    //
    // compiler allocates R0 up as temps
    // compiler allocates register variables R7-R25
    // compiler allocates external registers R26 down
    //
    // compiler allocates register variables F7-F26
    // compiler allocates external registers F26 down
    const (
    	REGMIN = REG_R7  // register variables allocated from here to REGMAX
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Oct 18 17:56:30 UTC 2023
    - 18.1K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/MIPSOps.go

    	"R6",
    	"R7",
    	"R8",
    	"R9",
    	"R10",
    	"R11",
    	"R12",
    	"R13",
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"R22",
    	//REGTMP
    	"R24",
    	"R25",
    	// R26 reserved by kernel
    	// R27 reserved by kernel
    	"R28",
    	"SP",  // aka R29
    	"g",   // aka R30
    	"R31", // REGLINK
    
    	// odd FP registers contain high parts of 64-bit FP values
    	"F0",
    	"F2",
    	"F4",
    	"F6",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 24K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    	"R9",
    	"R10",
    	"R11", // REGCTXT for closures
    	"R12",
    	"R13", // REGTLS
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"R22",
    	"R23",
    	"R24",
    	"R25",
    	"R26",
    	"R27",
    	"R28",
    	"R29",
    	"g",   // REGG.  Using name "g" and setting Config.hasGReg makes it "just happen".
    	"R31", // REGTMP
    
    	"F0",
    	"F1",
    	"F2",
    	"F3",
    	"F4",
    	"F5",
    	"F6",
    	"F7",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/MIPS64Ops.go

    	"R8",
    	"R9",
    	"R10",
    	"R11",
    	"R12",
    	"R13",
    	"R14",
    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"R22",
    	// R23 = REGTMP not used in regalloc
    	"R24",
    	"R25",
    	// R26 reserved by kernel
    	// R27 reserved by kernel
    	// R28 = REGSB not used in regalloc
    	"SP",  // aka R29
    	"g",   // aka R30
    	"R31", // aka REGLINK
    
    	"F0",
    	"F1",
    	"F2",
    	"F3",
    	"F4",
    	"F5",
    	"F6",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 03:36:31 UTC 2023
    - 25.5K bytes
    - Viewed (0)
  9. src/runtime/asm_mips64x.s

    	MOVV	R17, 136(R29)
    	MOVV	R18, 144(R29)
    	MOVV	R19, 152(R29)
    	// R20 already saved
    	// R21 already saved.
    	MOVV	R22, 160(R29)
    	// R23 is tmp register.
    	MOVV	R24, 168(R29)
    	MOVV	R25, 176(R29)
    	// R26 is reserved by kernel.
    	// R27 is reserved by kernel.
    	// R28 is REGSB (not modified by Go code).
    	// R29 is SP.
    	// R30 is g.
    	// R31 is LR, which was saved by the prologue.
    
    	CALL	runtime·wbBufFlush(SB)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 06 19:45:59 UTC 2023
    - 24.3K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/arm64error.s

    	STP	(R3, R4), 0x1234567(R27)                         // ERROR "REGTMP used in large offset store"
    	LDP	0x1234567(R27), (R3, R4)                         // ERROR "REGTMP used in large offset load"
    	STP	(R26, R27), 700(R2)                              // ERROR "cannot use REGTMP as source"
    	MOVK	$0, R10                                          // ERROR "zero shifts cannot be handled correctly"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 08 03:28:17 UTC 2023
    - 37.8K bytes
    - Viewed (0)
Back to top