- Sort Score
- Result 10 results
- Languages All
Results 11 - 17 of 17 for r26 (0.02 sec)
-
platforms/ide/tooling-api/src/crossVersionTest/groovy/org/gradle/integtests/tooling/r26/TestLauncherCrossVersionSpec.groovy
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * See the License for the specific language governing permissions and * limitations under the License. */ package org.gradle.integtests.tooling.r26 import groovy.transform.stc.ClosureParams import groovy.transform.stc.SimpleType import org.gradle.api.GradleException import org.gradle.integtests.tooling.TestLauncherSpec
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Wed Mar 06 06:59:43 UTC 2024 - 22.6K bytes - Viewed (0) -
src/runtime/asm_loong64.s
MOVV R16, 120(R3) MOVV R17, 128(R3) MOVV R18, 136(R3) // R19 already saved MOVV R20, 144(R3) MOVV R21, 152(R3) // R22 is g. MOVV R23, 160(R3) MOVV R24, 168(R3) MOVV R25, 176(R3) MOVV R26, 184(R3) // R27 already saved // R28 already saved. MOVV R29, 192(R3) // R30 is tmp register. MOVV R31, 200(R3) CALL runtime·wbBufFlush(SB) MOVV 8(R3), R27 MOVV 16(R3), R28
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 13 15:04:25 UTC 2024 - 26.5K bytes - Viewed (0) -
src/crypto/sha256/sha256block_ppc64x.s
#define R_x060 R16 #define R_x070 R17 #define R_x080 R18 #define R_x090 R19 #define R_x0a0 R20 #define R_x0b0 R21 #define R_x0c0 R22 #define R_x0d0 R23 #define R_x0e0 R24 #define R_x0f0 R25 #define R_x100 R26 #define R_x110 R27 // V0-V7 are A-H // V8-V23 are used for the message schedule #define KI V24 #define FUNC V25 #define S0 V26 #define S1 V27 #define s0 V28 #define s1 V29
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Mar 04 17:29:44 UTC 2024 - 14.4K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/PPC64Ops.go
"R9", "R10", "R11", // REGCTXT for closures "R12", "R13", // REGTLS "R14", "R15", "R16", "R17", "R18", "R19", "R20", "R21", "R22", "R23", "R24", "R25", "R26", "R27", "R28", "R29", "g", // REGG. Using name "g" and setting Config.hasGReg makes it "just happen". "R31", // REGTMP "F0", "F1", "F2", "F3", "F4", "F5", "F6", "F7",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 19:59:38 UTC 2024 - 43.8K bytes - Viewed (0) -
src/runtime/asm_mipsx.s
MOVW R18, 72(R29) MOVW R19, 76(R29) MOVW R20, 80(R29) // R21 already saved // R22 already saved. MOVW R22, 84(R29) // R23 is tmp register. MOVW R24, 88(R29) MOVW R25, 92(R29) // R26 is reserved by kernel. // R27 is reserved by kernel. MOVW R28, 96(R29) // R29 is SP. // R30 is g. // R31 is LR, which was saved by the prologue. CALL runtime·wbBufFlush(SB) MOVW 4(R29), R20
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 06 11:46:29 UTC 2024 - 26.3K bytes - Viewed (0) -
src/crypto/internal/nistec/p256_asm_arm64.s
#define const0 R15 #define const1 R16 #define hlp0 R17 #define hlp1 res_ptr #define x0 R19 #define x1 R20 #define x2 R21 #define x3 R22 #define y0 R23 #define y1 R24 #define y2 R25 #define y3 R26 #define const2 t2 #define const3 t3 DATA p256const0<>+0x00(SB)/8, $0x00000000ffffffff DATA p256const1<>+0x00(SB)/8, $0xffffffff00000001 DATA p256ordK0<>+0x00(SB)/8, $0xccd1c8aaee00bc4f
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Mar 04 17:29:44 UTC 2024 - 29.7K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARM64.rules
&& s > 64 && s <= 16*64 && s%16 == 0 && !config.noDuffDevice && logLargeCopy(v, s) => (DUFFCOPY [8 * (64 - s/16)] dst src mem) // 8 is the number of bytes to encode: // // LDP.P 16(R16), (R26, R27) // STP.P (R26, R27), 16(R17) // // 64 is number of these blocks. See runtime/duff_arm64.s:duffcopy // large move uses a loop (Move [s] dst src mem) && s%16 == 0 && (s > 16*64 || config.noDuffDevice)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 113.1K bytes - Viewed (0)