Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 6 of 6 for MOVN (0.06 sec)

  1. src/cmd/internal/obj/arm64/anames.go

    	"LDXRH",
    	"LDXRW",
    	"LSL",
    	"LSLW",
    	"LSR",
    	"LSRW",
    	"MADD",
    	"MADDW",
    	"MNEG",
    	"MNEGW",
    	"MOVB",
    	"MOVBU",
    	"MOVD",
    	"MOVH",
    	"MOVHU",
    	"MOVK",
    	"MOVKW",
    	"MOVN",
    	"MOVNW",
    	"MOVP",
    	"MOVPD",
    	"MOVPQ",
    	"MOVPS",
    	"MOVPSW",
    	"MOVPW",
    	"MOVW",
    	"MOVWU",
    	"MOVZ",
    	"MOVZW",
    	"MRS",
    	"MSR",
    	"MSUB",
    	"MSUBW",
    	"MUL",
    	"MULW",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 18 01:40:37 UTC 2023
    - 5.4K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/arm64/a.out.go

    	C_BITCON   // bitfield and logical immediate masks
    	C_ADDCON2  // 24-bit constant
    	C_LCON     // 32-bit constant
    	C_MOVCON2  // a constant that can be loaded with one MOVZ/MOVN and one MOVK
    	C_MOVCON3  // a constant that can be loaded with one MOVZ/MOVN and two MOVKs
    	C_VCON     // 64-bit constant
    	C_FCON     // floating-point constant
    	C_VCONADDR // 64-bit memory address
    
    	C_AACON  // ADDCON offset in auto constant $a(FP)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Oct 18 17:56:30 UTC 2023
    - 18.1K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/arm64/doc.go

    	VMOVQ $0x1122334455667788, $0x99aabbccddeeff00, V2   // V2=0x99aabbccddeeff001122334455667788
    
    8. Move an optionally-shifted 16-bit immediate value to a register.
    
    The instructions are MOVK(W), MOVZ(W) and MOVN(W), the assembly syntax is "op $(uimm16<<shift), <Rd>". The <uimm16>
    is the 16-bit unsigned immediate, in the range 0 to 65535; For the 32-bit variant, the <shift> is 0 or 16, for the
    64-bit variant, the <shift> is 0, 16, 32 or 48.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 07 00:21:42 UTC 2023
    - 9.6K bytes
    - Viewed (0)
  4. src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/tables.go

    	// MOVN <Wd>, #<imm>{, LSL #<shift>}
    	{0xff800000, 0x12800000, MOVN, instArgs{arg_Wd, arg_immediate_OptLSL_amount_16_0_16}, nil},
    	// MOV <Xd>, #<imm>
    	{0xff800000, 0x92800000, MOV, instArgs{arg_Xd, arg_immediate_shift_64_implicit_inverse_imm16_hw}, mov_movn_64_movewide_cond},
    	// MOVN <Xd>, #<imm>{, LSL #<shift>}
    	{0xff800000, 0x92800000, MOVN, instArgs{arg_Xd, arg_immediate_OptLSL_amount_16_0_48}, nil},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 16 17:57:48 UTC 2017
    - 211.8K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/arm64/asm7.go

    	{AMOVH, C_ZREG, C_NONE, C_NONE, C_ZREG, C_NONE, 45, 4, 0, 0, 0}, /* also MOVHU */
    	{AMOVW, C_ZREG, C_NONE, C_NONE, C_ZREG, C_NONE, 45, 4, 0, 0, 0}, /* also MOVWU */
    	/* TODO: MVN C_SHIFT */
    
    	/* MOVs that become MOVK/MOVN/MOVZ/ADD/SUB/OR */
    	{AMOVW, C_MBCON, C_NONE, C_NONE, C_ZREG, C_NONE, 32, 4, 0, 0, 0},
    	{AMOVD, C_MBCON, C_NONE, C_NONE, C_ZREG, C_NONE, 32, 4, 0, 0, 0},
    	{AMOVW, C_MOVCON, C_NONE, C_NONE, C_ZREG, C_NONE, 32, 4, 0, 0, 0},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 15:44:14 UTC 2024
    - 201.1K bytes
    - Viewed (0)
  6. src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/inst.json

    {"Name":"MOVN","Bits":"0|0|0|1|0|0|1|0|1|hw:2|imm16:16|Rd:5","Arch":"32-bit variant","Syntax":"MOVN <Wd>, #<imm>{, LSL #<shift>}","Code":"","Alias":"This instruction is used by the alias MOV (inverted wide immediate)."},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 16 17:57:48 UTC 2017
    - 234.7K bytes
    - Viewed (0)
Back to top