Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 106 for umul (0.26 sec)

  1. src/math/sinh_s390x.s

    	BEQ     L9
    	WFMSDB  V0, V1, V6, V0
    	MOVD    $sinhx4ff<>+0(SB), R3
    	FNEG    F0, F0
    	FMOVD   0(R3), F2
    	FMUL    F2, F0
    	ANDW    $0xFFFF, R2
    	WORD    $0xA53FEFB6     //llill %r3,61366
    	SUBW    R2, R3, R2
    	RISBGN	$0, $15, $48, R2, R1
    	LDGR    R1, F2
    	FMUL    F2, F0
    	FMOVD   F0, ret+8(FP)
    	RET
    
    L20:
    	MOVD    $sinhxadd<>+0(SB), R2
    	FMOVD   0(R2), F2
    	MOVD    sinhrlog2<>+0(SB), R2
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 17 13:54:10 UTC 2021
    - 6K bytes
    - Viewed (0)
  2. test/chan/powser2.go

    //	then UV = u*v + x*(u*VV+v*UU) + x*x*UU*VV
    
    func Mul(U, V PS) PS {
    	Z := mkPS()
    	go func(U, V, Z PS) {
    		<-Z.req
    		uv := get2(U, V)
    		if end(uv[0].(*rat)) != 0 || end(uv[1].(*rat)) != 0 {
    			Z.dat <- finis
    		} else {
    			Z.dat <- mul(uv[0].(*rat), uv[1].(*rat))
    			UU := Split(U)
    			VV := Split(V)
    			W := Add(Cmul(uv[0].(*rat), VV[0]), Cmul(uv[1].(*rat), UU[0]))
    			<-Z.req
    			Z.dat <- get(W)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Mar 25 22:22:20 UTC 2020
    - 13.3K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/arch/mips.go

    		return true
    	}
    	return false
    }
    
    // IsMIPSMUL reports whether the op (as defined by an mips.A* constant) is
    // one of the MUL/DIV/REM/MADD/MSUB instructions that require special handling.
    func IsMIPSMUL(op obj.As) bool {
    	switch op {
    	case mips.AMUL, mips.AMULU, mips.AMULV, mips.AMULVU,
    		mips.ADIV, mips.ADIVU, mips.ADIVV, mips.ADIVVU,
    		mips.AREM, mips.AREMU, mips.AREMV, mips.AREMVU,
    		mips.AMADD, mips.AMSUB:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Mar 04 19:06:44 UTC 2020
    - 1.7K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/arm/anames.go

    	"FMULSF",
    	"FMULSD",
    	"FNMULSF",
    	"FNMULSD",
    	"DIVF",
    	"DIVD",
    	"SQRTF",
    	"SQRTD",
    	"ABSF",
    	"ABSD",
    	"NEGF",
    	"NEGD",
    	"SRL",
    	"SRA",
    	"SLL",
    	"MULU",
    	"DIVU",
    	"MUL",
    	"MMUL",
    	"DIV",
    	"MOD",
    	"MODU",
    	"DIVHW",
    	"DIVUHW",
    	"MOVB",
    	"MOVBS",
    	"MOVBU",
    	"MOVH",
    	"MOVHS",
    	"MOVHU",
    	"MOVW",
    	"MOVM",
    	"SWPBU",
    	"SWPW",
    	"RFE",
    	"SWI",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Oct 16 15:58:33 UTC 2019
    - 1.4K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/lite/stablehlo/tests/legalize-tfl-stablehlo-mul.mlir

    Eugene Burmako <******@****.***> 1671166704 -0800
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri Dec 16 05:09:09 UTC 2022
    - 751 bytes
    - Viewed (0)
  6. src/math/erfc_s390x.s

    	WFDDB	V1, V3, V6
    	VLEG	$0, 768(R9), V18
    	FMOVD	760(R9), F7
    	FMOVD	752(R9), F5
    	VLEG	$0, 744(R9), V16
    	FMOVD	736(R9), F3
    	FMOVD	728(R9), F2
    	FMOVD	720(R9), F4
    	WFMDB	V6, V6, V1
    	FMUL	F0, F0
    	MOVH	$0x0, R3
    	WFMADB	V1, V7, V20, V7
    	WFMADB	V1, V5, V18, V5
    	WFMADB	V1, V7, V16, V7
    	WFMADB	V1, V5, V3, V5
    	WFMADB	V1, V7, V4, V7
    	WFMADB	V1, V5, V2, V5
    	FMOVD	712(R9), F2
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 15:34:41 UTC 2019
    - 14.4K bytes
    - Viewed (0)
  7. src/runtime/time_windows_arm64.s

    TEXT time·now(SB),NOSPLIT,$0-24
    	MOVD	$_INTERRUPT_TIME, R3
    	MOVD	time_lo(R3), R0
    	MOVD	$100, R1
    	MUL	R1, R0
    	MOVD	R0, mono+16(FP)
    
    	MOVD	$_SYSTEM_TIME, R3
    	MOVD	time_lo(R3), R0
    	// convert to Unix epoch (but still 100ns units)
    	#define delta 116444736000000000
    	SUB	$delta, R0
    	// Convert to nSec
    	MOVD	$100, R1
    	MUL	R1, R0
    
    	// Code stolen from compiler output for:
    	//
    	//	var x uint64
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Sep 07 17:19:45 UTC 2023
    - 906 bytes
    - Viewed (0)
  8. src/math/log_s390x.s

    	MOVW	R1, R7
    	CMPBGT	R7, $22, L17
    	LTDBR	F0, F0
    	MOVD	$·logx43f<>+0(SB), R1
    	FMOVD	0(R1), F2
    	BLEU	L3
    	MOVH	$0x8005, R12
    	MOVH	$0x8405, R0
    	BR	L15
    L7:
    	LTDBR	F0, F0
    	BLEU	L3
    L15:
    	FMUL	F2, F0
    	LGDR	F0, R1
    	SRAD	$48, R1, R1
    	SUBW	R1, R0, R2
    	SUBW	R1, R12, R3
    	BYTE	$0x18	//lr	%r4,%r2
    	BYTE	$0x42
    	ANDW	$0xFFFFFFF0, R3
    	ANDW	$0xFFFFFFF0, R2
    	BYTE	$0x18	//lr	%r5,%r1
    	BYTE	$0x51
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 15:34:41 UTC 2019
    - 4.3K bytes
    - Viewed (0)
  9. src/math/erf_s390x.s

    	FMOVD	296(R5), F3
    	WFMADB	V1, V2, V3, V2
    	FMOVD	288(R5), F3
    	WFMADB	V1, V4, V3, V4
    	FMOVD	280(R5), F3
    	WFMADB	V1, V2, V3, V2
    	FMOVD	272(R5), F3
    	WFMADB	V1, V4, V3, V4
    L9:
    	FMOVD	264(R5), F3
    	FMUL	F4, F6
    	FMOVD	256(R5), F4
    	WFMADB	V1, V4, V3, V4
    	FDIV	F6, F2
    	LGDR	F4, R1
    	FSUB	F3, F4
    	FMOVD	248(R5), F6
    	WFMSDB	V4, V6, V1, V4
    	FMOVD	240(R5), F1
    	FMOVD	232(R5), F6
    	WFMADB	V4, V6, V1, V6
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 15:34:41 UTC 2019
    - 8.5K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/arch/loong64.go

    		return true
    	}
    	return false
    }
    
    // IsLoong64MUL reports whether the op (as defined by an loong64.A* constant) is
    // one of the MUL/DIV/REM instructions that require special handling.
    func IsLoong64MUL(op obj.As) bool {
    	switch op {
    	case loong64.AMUL, loong64.AMULU, loong64.AMULV, loong64.AMULVU,
    		loong64.ADIV, loong64.ADIVU, loong64.ADIVV, loong64.ADIVVU,
    		loong64.AREM, loong64.AREMU, loong64.AREMV, loong64.AREMVU:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 2.1K bytes
    - Viewed (0)
Back to top