- Sort Score
- Result 10 results
- Languages All
Results 11 - 20 of 27 for R0 (0.17 sec)
-
src/cmd/cgo/internal/test/issue20910.c
C - Registered: Tue Apr 23 11:13:09 GMT 2024 - Last Modified: Fri May 12 12:00:02 GMT 2023 - 459 bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/ppc64_p10.s
MTVSRQM R1, V1 // 10340e42 MTVSRWM R1, V1 // 10320e42 PADDI R3, $1234567890, $1, R4 // 06104996388302d2 PADDI R0, $1234567890, $0, R4 // 06004996388002d2 PADDI R0, $1234567890, $1, R4 // 06104996388002d2 PDEPD R1, R2, R3 // 7c231138 PEXTD R1, R2, R3 // 7c231178
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Thu Mar 23 20:52:57 GMT 2023 - 14.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
RXSBGT $17, $8, $16, R9, R10 // eca991081057 ROSBGT $9, $24, $11, R11, R0 // ec0b89180b56 RISBG $0, $31, $32, R1, R2 // ec21001f2055 RISBGN $17, $8, $16, R3, R4 // ec4311081059 RISBGZ $9, $24, $11, R5, R6 // ec6509980b55 RISBGNZ $0, $31, $32, R7, R8 // ec87009f2059 RISBHG $17, $8, $16, R9, R10 // eca91108105d RISBLG $9, $24, $11, R11, R0 // ec0b09180b51 RISBHGZ $17, $8, $16, R9, R10 // eca91188105d
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Wed Nov 22 03:55:32 GMT 2023 - 21.6K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Fri Dec 08 03:28:17 GMT 2023 - 37.8K bytes - Viewed (0) -
src/cmd/asm/internal/arch/arch.go
} } func archArm() *Arch { register := make(map[string]int16) // Create maps for easy lookup of instruction names etc. // Note that there is no list of names as there is for x86. for i := arm.REG_R0; i < arm.REG_SPSR; i++ { register[obj.Rconv(i)] = int16(i) } // Avoid unintentionally clobbering g using R10. delete(register, "R10") register["g"] = arm.REG_R10 for i := 0; i < 16; i++ {
Go - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Tue Mar 21 06:51:28 GMT 2023 - 21.3K bytes - Viewed (0) -
ci/official/containers/linux_arm64/builder.devtoolset/stringop_trunc.patch
- ({ char __r0, __r1, __r2; \ - (__builtin_constant_p (reject) && __string2_1bptr_p (reject) \ - ? ((__r0 = ((const char *) (reject))[0], __r0 == '\0') \ - ? strlen (s) \ - : ((__r1 = ((const char *) (reject))[1], __r1 == '\0') \ - ? __strcspn_c1 (s, __r0) \ - : ((__r2 = ((const char *) (reject))[2], __r2 == '\0') \ - ? __strcspn_c2 (s, __r0, __r1) \
Others - Registered: Tue May 07 12:40:20 GMT 2024 - Last Modified: Mon Sep 18 14:52:45 GMT 2023 - 42.9K bytes - Viewed (1) -
src/cmd/asm/internal/arch/arm64.go
switch name { case "F": if 0 <= n && n <= 31 { return arm64.REG_F0 + n, true } case "R": if 0 <= n && n <= 30 { // not 31 return arm64.REG_R0 + n, true } case "V": if 0 <= n && n <= 31 { return arm64.REG_V0 + n, true } } return 0, false } // ARM64RegisterShift constructs an ARM64 register with shift operation.
Go - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Thu Sep 29 09:04:58 GMT 2022 - 10.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/parse.go
return 10 } if name[0] != 'R' { p.errorf("expected g or R0 through R15; found %s", name) return 0 } r, ok := p.registerReference(name) if !ok { return 0 } reg := r - p.arch.Register["R0"] if reg < 0 { // Could happen for an architecture having other registers prefixed by R p.errorf("expected g or R0 through R15; found %s", name) return 0 } return uint16(reg) }
Go - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Wed Feb 21 14:34:57 GMT 2024 - 36.9K bytes - Viewed (0) -
src/cmd/asm/internal/arch/mips.go
Go - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Wed Mar 04 19:06:44 GMT 2020 - 1.7K bytes - Viewed (0) -
src/cmd/asm/internal/arch/loong64.go
Go - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Mon Feb 06 13:49:53 GMT 2023 - 2.1K bytes - Viewed (0)