Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 22 for R4 (0.07 sec)

  1. src/cmd/asm/internal/asm/testdata/arm.s

    	MOVHS.W	R3, 0x20(R4)         // MOVHS.W R3, 32(R4)        // b032e4e1
    	MOVHS.P	R3, 0x20(R4)         // MOVHS.P R3, 32(R4)        // b032c4e0
    	MOVHU	R3, 0x20(R4)         // MOVHU R3, 32(R4)          // b032c4e1
    	MOVHU.W	R3, 0x20(R4)         // MOVHU.W R3, 32(R4)        // b032e4e1
    	MOVHU.P	R3, 0x20(R4)         // MOVHU.P R3, 32(R4)        // b032c4e0
    	MOVH	R3, -0x20(R4)        // MOVH R3, -32(R4)          // b03244e1
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Fri Dec 15 20:51:01 UTC 2023
    - 69K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/arm64.s

    	STP.W	(R3, R4), 8(RSP)    // e39380a9
    	STP.P	(R3, R4), 8(RSP)    // e39380a8
    	STP	(R3, R4), -8(RSP)   // e3933fa9
    	STP	(R3, R4), 11(RSP)   // fb2f0091631300a9
    	STP	(R3, R4), 1024(RSP) // fb031091631300a9
    	STP	(R3, R4), x(SB)
    	STP	(R3, R4), x+8(SB)
    	STPW	(R3, R4), (R5)      // a3100029
    	STPW	(R3, R4), 4(R5)     // a3900029
    	STPW.W	(R3, R4), 4(R5)     // a3908029
    	STPW.P	(R3, R4), 4(R5)     // a3908028
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Mar 26 10:48:50 UTC 2025
    - 95.3K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	SUB $(1923<<12), R4, R27                   // SUB $7876608, R4, R27         // 9b0c5ed1
    	SUBW $(1923<<12), R4, R27                  // SUBW $7876608, R4, R27        // 9b0c5e51
    	SUBW R12<<29, R7, R8                       // e8740c4b
    	SUB R12<<61, R7, R8                        // e8f40ccb
    	SUBSW R2.SXTH<<3, R13, R6                  // a6ad226b
    	SUBS R21.UXTX<<2, R27, R4                  // 646b35eb
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/loong64.s

    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    // TODO: cover more instruction
    
    TEXT foo(SB),DUPOK|NOSPLIT,$0
    	JAL	1(PC)	//CALL 1(PC)	//00040054
    	JAL	(R4)	//CALL (R4)	//8100004c
    	// relocation in play so the assembled offset should be 0
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Mar 22 18:50:59 UTC 2023
    - 434 bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/ppc64_p10.s

    	MTVSRQM R1, V1                          // 10340e42
    	MTVSRWM R1, V1                          // 10320e42
    	PADDI R3, $1234567890, $1, R4           // 06104996388302d2
    	PADDI R0, $1234567890, $0, R4           // 06004996388002d2
    	PADDI R0, $1234567890, $1, R4           // 06104996388002d2
    	PDEPD R1, R2, R3                        // 7c231138
    	PEXTD R1, R2, R3                        // 7c231178
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Thu Mar 23 20:52:57 UTC 2023
    - 14.3K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/mips64.s

    	MOVHU	-42(R3), R20	// 9474ffd6
    
    //	LMOVB addr ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	MOVB	foo<>+3(SB), R2
    	MOVB	(R4), R21	// 80950000
    	MOVB	9(R19), R18	// 82720009
    	MOVB	-10(R19), R18	// 8272fff6
    	MOVBU	(R4), R21	// 90950000
    	MOVBU	9(R19), R18	// 92720009
    	MOVBU	-10(R19), R18	// 9272fff6
    
    //
    // load floats
    //
    //	LFMOV addr ',' freg
    //	{
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 12.4K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/arm64error.s

    	MOVD	(R3)(R7.SXTX<<2), R8                             // ERROR "invalid index shift amount"
    	MOVWU	(R5)(R4.UXTW<<3), R10                            // ERROR "invalid index shift amount"
    	MOVWU	(R5)(R4<<1), R10                                 // ERROR "invalid index shift amount"
    	MOVB	(R5)(R4.SXTW<<5), R10                            // ERROR "invalid index shift amount"
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Mar 26 10:48:50 UTC 2025
    - 37.9K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/loong64error.s

    TEXT errors(SB),$0
    	VSHUF4IV	$16, V1, V2	// ERROR "operand out of range 0 to 15"
    	XVSHUF4IV	$16, X1, X2	// ERROR "operand out of range 0 to 15"
    	ADDV16		$1, R4, R5	// ERROR "the constant must be a multiple of 65536."
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Thu Sep 04 19:24:25 UTC 2025
    - 454 bytes
    - Viewed (0)
  9. lib/fips140/v1.0.0.zip

    SHA256ROUND1(63, 0xc67178f2, R9, R10, R11, R12, R13, R14, R15, R8) MOVW (0*4)(R4), REGTMP MOVW (1*4)(R4), REGTMP1 MOVW (2*4)(R4), REGTMP2 MOVW (3*4)(R4), REGTMP3 ADD REGTMP, R8 // H0 = a + H0 ADD REGTMP1, R9 // H1 = b + H1 ADD REGTMP2, R10 // H2 = c + H2 ADD REGTMP3, R11 // H3 = d + H3 MOVW R8, (0*4)(R4) MOVW R9, (1*4)(R4) MOVW R10, (2*4)(R4) MOVW R11, (3*4)(R4) MOVW (4*4)(R4), REGTMP MOVW (5*4)(R4), REGTMP1 MOVW (6*4)(R4), REGTMP2 MOVW (7*4)(R4), REGTMP3 ADD REGTMP, R12 // H4 = e + H4 ADD REGTMP1, R13 // H5 =...
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Jan 29 15:10:35 UTC 2025
    - 635K bytes
    - Viewed (0)
  10. android/guava-tests/test/com/google/common/util/concurrent/RateLimiterTest.java

        rateLimiter.acquire(2); // R1.00, to repay previous
        rateLimiter.acquire(4); // R2.00, to repay previous
        rateLimiter.acquire(8); // R4.00, to repay previous
        rateLimiter.acquire(1); // R8.00, to repay previous
        assertEvents("R0.00", "R1.00", "R1.00", "R2.00", "R4.00", "R8.00");
      }
    
      public void testInfinity_bursty() {
        RateLimiter limiter = RateLimiter.create(Double.POSITIVE_INFINITY, stopwatch);
    Registered: Fri Sep 05 12:43:10 UTC 2025
    - Last Modified: Mon Aug 11 19:31:30 UTC 2025
    - 21.9K bytes
    - Viewed (0)
Back to top