Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 64 for andc (0.04 sec)

  1. src/internal/runtime/atomic/atomic_386.s

    	LOCK
    	ORL	BX, (AX)
    	RET
    
    // func And(addr *uint32, v uint32)
    TEXT ·And(SB), NOSPLIT, $0-8
    	MOVL	ptr+0(FP), AX
    	MOVL	val+4(FP), BX
    	LOCK
    	ANDL	BX, (AX)
    	RET
    
    // func And32(addr *uint32, v uint32) old uint32
    TEXT ·And32(SB), NOSPLIT, $0-12
    	MOVL	ptr+0(FP), BX
    	MOVL	val+4(FP), CX
    casloop:
    	MOVL 	CX, DX
    	MOVL	(BX), AX
    	ANDL	AX, DX
    	LOCK
    	CMPXCHGL	DX, (BX)
    	JNZ casloop
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 6.5K bytes
    - Viewed (0)
  2. test/codegen/bool.go

    	b := !(x >= y)
    	return b
    }
    func TestLogicalCompareZero(x *[64]uint64) {
    	// ppc64x:"ANDCC",^"AND"
    	b := x[0]&3
    	if b!=0 {
    		x[0] = b
    	}
    	// ppc64x:"ANDCC",^"AND"
    	b = x[1]&x[2]
    	if b!=0 {
    		x[1] = b
    	}
    	// ppc64x:"ANDNCC",^"ANDN"
    	b = x[1]&^x[2]
    	if b!=0 {
    		x[1] = b
    	}
    	// ppc64x:"ORCC",^"OR"
    	b = x[3]|x[4]
    	if b!=0 {
    		x[3] = b
    	}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 13 22:12:32 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  3. test/codegen/bits.go

    	return b&0x80 == 0x80
    }
    
    // Check AND masking on arm64 (Issue #19857)
    
    func and_mask_1(a uint64) uint64 {
    	// arm64:`AND\t`
    	return a & ((1 << 63) - 1)
    }
    
    func and_mask_2(a uint64) uint64 {
    	// arm64:`AND\t`
    	return a & (1 << 63)
    }
    
    func and_mask_3(a, b uint32) (uint32, uint32) {
    	// arm/7:`BIC`,-`AND`
    	a &= 0xffffaaaa
    	// arm/7:`BFC`,-`AND`,-`BIC`
    	b &= 0xffc003ff
    	return a, b
    }
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 7.8K bytes
    - Viewed (0)
  4. src/internal/runtime/atomic/atomic_amd64.s

    	LOCK
    	ORB	BX, (AX)
    	RET
    
    // void	·And8(byte volatile*, byte);
    TEXT ·And8(SB), NOSPLIT, $0-9
    	MOVQ	ptr+0(FP), AX
    	MOVB	val+8(FP), BX
    	LOCK
    	ANDB	BX, (AX)
    	RET
    
    // func Or(addr *uint32, v uint32)
    TEXT ·Or(SB), NOSPLIT, $0-12
    	MOVQ	ptr+0(FP), AX
    	MOVL	val+8(FP), BX
    	LOCK
    	ORL	BX, (AX)
    	RET
    
    // func And(addr *uint32, v uint32)
    TEXT ·And(SB), NOSPLIT, $0-12
    	MOVQ	ptr+0(FP), AX
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 5.2K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/ppc64/anames.go

    	obj.A_ARCHSPECIFIC: "ADD",
    	"ADDCC",
    	"ADDIS",
    	"ADDV",
    	"ADDVCC",
    	"ADDC",
    	"ADDCCC",
    	"ADDCV",
    	"ADDCVCC",
    	"ADDME",
    	"ADDMECC",
    	"ADDMEVCC",
    	"ADDMEV",
    	"ADDE",
    	"ADDECC",
    	"ADDEVCC",
    	"ADDEV",
    	"ADDZE",
    	"ADDZECC",
    	"ADDZEVCC",
    	"ADDZEV",
    	"ADDEX",
    	"AND",
    	"ANDCC",
    	"ANDN",
    	"ANDNCC",
    	"ANDISCC",
    	"BC",
    	"BCL",
    	"BEQ",
    	"BGE",
    	"BGT",
    	"BLE",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  6. src/crypto/internal/bigmod/nat_ppc64x.s

    	MULHDU	R5, R14, R11	// high x[i]*y
    	ADDC	R15, R10
    	ADDZE	R11
    	ADDC	R9, R10
    	ADDZE	R11, R9
    	MULLD	R5, R16, R14	// low x[i+1]*y
    	MULHDU	R5, R16, R15	// high x[i+1]*y
    	ADDC	R17, R14
    	ADDZE	R15
    	ADDC	R9, R14
    	ADDZE	R15, R9
    	MULLD	R5, R18, R16	// low x[i+2]*y
    	MULHDU	R5, R18, R17	// high x[i+2]*y
    	ADDC	R19, R16
    	ADDZE	R17
    	ADDC	R9, R16
    	ADDZE	R17, R9
    	MULLD	R5, R20, R18	// low x[i+3]*y
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Jan 25 19:32:43 UTC 2024
    - 1.9K bytes
    - Viewed (0)
  7. src/vendor/golang.org/x/crypto/internal/poly1305/sum_ppc64le.s

    	ADDC   h0, t1, t1;  \
    	MULLD  h2, r1, t3;  \
    	ADDZE  t4, h0;      \
    	MULHDU r1, h1, t5;  \
    	MULLD  r1, h1, t4;  \
    	ADDC   t4, t2, t2;  \
    	ADDE   t5, t3, t3;  \
    	ADDC   h0, t2, t2;  \
    	MOVD   $-4, t4;     \
    	ADDZE  t3;          \
    	RLDICL $0, t2, $62, h2; \
    	AND    t2, t4, h0;  \
    	ADDC   t0, h0, h0;  \
    	ADDE   t3, t1, h1;  \
    	SLD    $62, t3, t4; \
    	SRD    $2, t2;      \
    	ADDZE  h2;          \
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat Mar 09 00:09:40 UTC 2024
    - 3.2K bytes
    - Viewed (0)
  8. internal/bucket/lifecycle/and.go

    package lifecycle
    
    import (
    	"encoding/xml"
    )
    
    var errDuplicateTagKey = Errorf("Duplicate Tag Keys are not allowed")
    
    // And - a tag to combine a prefix and multiple tags for lifecycle configuration rule.
    type And struct {
    	XMLName               xml.Name `xml:"And"`
    	ObjectSizeGreaterThan int64    `xml:"ObjectSizeGreaterThan,omitempty"`
    	ObjectSizeLessThan    int64    `xml:"ObjectSizeLessThan,omitempty"`
    Registered: Sun Jun 16 00:44:34 UTC 2024
    - Last Modified: Thu Jan 18 07:03:17 UTC 2024
    - 2.9K bytes
    - Viewed (0)
  9. test/codegen/noextend.go

    func set16(x8 int8, u8 *uint8, y8 int8, z8 uint8) {
    	// Truncate not needed, load does sign/zero extend
    
    	// ppc64x:-"MOVBZ\tR\\d+,\\sR\\d+"
    	val16[0] = uint16(*u8)
    
    	// AND not needed due to size
    	// ppc64x:-"ANDCC"
    	sval16[1] = 255 & int16(x8+y8)
    
    	// ppc64x:-"ANDCC"
    	val16[1] = 255 & uint16(*u8+z8)
    
    }
    func shiftidx(u8 *uint8, x16 *int16, u16 *uint16) {
    
    	// ppc64x:-"MOVBZ\tR\\d+,\\sR\\d+"
    	val16[0] = uint16(sval16[*u8>>2])
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Dec 14 17:22:18 UTC 2023
    - 5.4K bytes
    - Viewed (0)
  10. src/cmd/internal/notsha256/sha256block_386.s

    	RORL	$2, AX; \
    	MOVL	(a*4)(DI), DX; \
    	ANDL	(b*4)(DI), BX; \
    	RORL	$13, DX; \
    	MOVL	(a*4)(DI), CX; \
    	ANDL	(c*4)(DI), CX; \
    	XORL	DX, AX; \
    	XORL	CX, BX; \
    	MOVL	(a*4)(DI), DX; \
    	MOVL	(b*4)(DI), CX; \
    	RORL	$22, DX; \
    	ANDL	(a*4)(DI), CX; \
    	XORL	CX, BX; \
    	XORL	DX, AX; \
    	ADDL	AX, BX
    
    // Calculate T1 and T2, then e = d + T1 and a = T1 + T2.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 8.2K bytes
    - Viewed (0)
Back to top