- Sort Score
- Result 10 results
- Languages All
Results 151 - 160 of 553 for Shift1 (0.85 sec)
-
src/main/assemblies/files/fess
do case $1 in --help) ARGV="$ARGV -h"; shift;; --*=*) properties="$properties -Dfess.${1#--}" shift 1 ;; --*) [ $# -le 1 ] && { echo "Option requires an argument: '$1'." shift continue } properties="$properties -Dfess.${1#--}=$2" shift 2 ;; *) ARGV="$ARGV $1" ; shift
Registered: Wed Jun 12 13:08:18 UTC 2024 - Last Modified: Sun Jan 15 06:32:15 UTC 2023 - 5.4K bytes - Viewed (0) -
src/internal/types/testdata/check/go1_12.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Feb 28 02:54:13 UTC 2024 - 1.1K bytes - Viewed (0) -
src/math/trig_reduce.go
const PI4 = Pi / 4 if x < PI4 { return 0, x } // Extract out the integer and exponent such that, // x = ix * 2 ** exp. ix := Float64bits(x) exp := int(ix>>shift&mask) - bias - shift ix &^= mask << shift ix |= 1 << shift // Use the exponent to extract the 3 appropriate uint64 digits from mPi4, // B ~ (z0, z1, z2), such that the product leading digit has the exponent -61.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Apr 11 16:34:30 UTC 2022 - 3.3K bytes - Viewed (0) -
src/crypto/md5/md5block_arm.s
MOVM.IA (Rc0), [Ra,Rb,Rc,Rd] // a += (((c^d)&b)^d) + X[index] + const // a = a<<shift | a>>(32-shift) + b #define ROUND1(Ra, Rb, Rc, Rd, index, shift, Rconst) \ EOR Rc, Rd, Rt0 ; \ AND Rb, Rt0 ; \ EOR Rd, Rt0 ; \ MOVW (index<<2)(Rdata), Rt1 ; \ ADD Rt1, Rt0 ; \ ADD Rconst, Rt0 ; \ ADD Rt0, Ra ; \ ADD Ra@>(32-shift), Rb, Ra ; MOVM.IA.W (Rtable), [Rc0,Rc1,Rc2,Rc3] ROUND1(Ra, Rb, Rc, Rd, 0, 7, Rc0)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Mar 04 17:29:44 UTC 2024 - 8.8K bytes - Viewed (0) -
src/math/sqrt.go
return x case x < 0: return NaN() } ix := Float64bits(x) // normalize x exp := int((ix >> shift) & mask) if exp == 0 { // subnormal x for ix&(1<<shift) == 0 { ix <<= 1 exp-- } exp++ } exp -= bias // unbias exponent ix &^= mask << shift ix |= 1 << shift if exp&1 == 1 { // odd exp, double x to make it even ix <<= 1 }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Aug 15 17:07:57 UTC 2022 - 4.8K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/S390XOps.go
{name: "SRW", argLength: 2, reg: sh21, asm: "SRW"}, // unsigned uint32(arg0) >> arg1, shift amount is mod 64 {name: "SRDconst", argLength: 1, reg: gp11, asm: "SRD", aux: "UInt8"}, // unsigned arg0 >> auxint, shift amount 0-63 {name: "SRWconst", argLength: 1, reg: gp11, asm: "SRW", aux: "UInt8"}, // unsigned uint32(arg0) >> auxint, shift amount 0-31 // Arithmetic shifts clobber flags.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Feb 24 00:21:13 UTC 2023 - 52.5K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/PPC64.rules
(Rsh16x(64|32|16|8) x y) && shiftIsBounded(v) => (SRAD (MOVHreg x) y) (Rsh8x(64|32|16|8) x y) && shiftIsBounded(v) => (SRAD (MOVBreg x) y) // Unbounded shifts. Go shifts saturate to 0 or -1 when shifting beyond the number of // bits in a type, PPC64 shifts do not (see the ISA for details). // // Note, y is always non-negative. //
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Jun 07 19:02:52 UTC 2024 - 53.2K bytes - Viewed (0) -
okhttp-tls/src/main/kotlin/okhttp3/tls/internal/der/DerWriter.kt
val sink = sink() val bitCount = 64 - java.lang.Long.numberOfLeadingZeros(v) val byteCount = (bitCount + 6) / 7 for (shift in (byteCount - 1) * 7 downTo 0 step 7) { val lastBit = if (shift == 0) 0 else 0b1000_0000 sink.writeByte(((v shr shift) and 0b0111_1111).toInt() or lastBit) } } override fun toString(): String = path.joinToString(separator = " / ")
Registered: Sun Jun 16 04:42:17 UTC 2024 - Last Modified: Mon Jan 08 01:13:22 UTC 2024 - 5.7K bytes - Viewed (0) -
test/fixedbugs/bug180.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Feb 17 04:49:30 UTC 2012 - 347 bytes - Viewed (0) -
src/math/frexp.go
switch { case f == 0: return f, 0 // correctly return -0 case IsInf(f, 0) || IsNaN(f): return f, 0 } f, exp = normalize(f) x := Float64bits(f) exp += int((x>>shift)&mask) - bias + 1 x &^= mask << shift x |= (-1 + bias) << shift frac = Float64frombits(x) return
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Apr 11 16:34:30 UTC 2022 - 929 bytes - Viewed (0)