- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 113 for 0xfff (0.04 sec)
-
cni/pkg/iptables/testdata/default.golden
iptables -t mangle -A ISTIO_OUTPUT -m connmark --mark 0x111/0xfff -j CONNMARK --restore-mark --nfmask 0xffffffff --ctmask 0xffffffff iptables -t nat -A ISTIO_OUTPUT ! -o lo -p udp -m udp --dport 53 -j REDIRECT --to-port 15053 iptables -t nat -A ISTIO_OUTPUT -p tcp -m mark --mark 0x111/0xfff -j ACCEPT
Registered: Fri Jun 14 15:00:06 UTC 2024 - Last Modified: Fri Jan 26 20:34:28 UTC 2024 - 1.4K bytes - Viewed (0) -
cni/pkg/iptables/testdata/default_ipv6.golden
ip6tables -t mangle -A ISTIO_PRERT -p tcp -m conntrack --ctstate RELATED,ESTABLISHED -j ACCEPT ip6tables -t mangle -A ISTIO_PRERT ! -d ::1/128 -p tcp -m mark ! --mark 0x539/0xfff -j TPROXY --on-port 15006 --tproxy-mark 0x111/0xfff
Registered: Fri Jun 14 15:00:06 UTC 2024 - Last Modified: Thu May 23 20:16:04 UTC 2024 - 2.8K bytes - Viewed (0) -
src/cmd/link/internal/arm64/asm.go
o1 |= (xadd & 0xfff) << 10 case objabi.R_ARM64_PCREL_LDST16: if xadd&0x1 != 0 { ldr.Errorf(s, "offset for 16-bit load/store has unaligned value %d", xadd&0xfff) } o1 |= ((xadd & 0xfff) >> 1) << 10 case objabi.R_ARM64_PCREL_LDST32: if xadd&0x3 != 0 { ldr.Errorf(s, "offset for 32-bit load/store has unaligned value %d", xadd&0xfff) }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Jan 30 20:09:45 UTC 2024 - 47K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm_arm64_test.go
{ v: 0x2002, shift: 1, wantHi: 0x2000, wantLo: 0x1, }, { v: 0xfffffe, shift: 1, wantHi: 0xffe000, wantLo: 0xfff, }, { v: 0x1000ffe, shift: 1, wantHi: 0xfff000, wantLo: 0xfff, }, { v: 0x1001000, shift: 1, wantErr: true, }, { v: 0xfffffe, shift: 2, wantErr: true, }, {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Aug 22 02:46:11 UTC 2023 - 7.8K bytes - Viewed (0) -
test/codegen/bitfield.go
} func maskshift(x uint64) uint64 { // arm64:"AND\t[$]4095, R[0-9]+",-"LSL",-"LSR",-"UBFIZ",-"UBFX" return ((x << 5) & (0xfff << 5)) >> 5 } // bitfield ops // bfi func bfi1(x, y uint64) uint64 { // arm64:"BFI\t[$]4, R[0-9]+, [$]12",-"LSL",-"LSR",-"AND" return ((x & 0xfff) << 4) | (y & 0xffffffffffff000f) } func bfi2(x, y uint64) uint64 { // arm64:"BFI\t[$]12, R[0-9]+, [$]40",-"LSL",-"LSR",-"AND"
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Aug 23 06:11:32 UTC 2022 - 9.6K bytes - Viewed (0) -
cni/pkg/iptables/iptables.go
) var log = scopes.CNIAgent const ( // INPOD marks/masks InpodTProxyMark = 0x111 InpodTProxyMask = 0xfff InpodMark = 1337 // this needs to match the inpod config mark in ztunnel. InpodMask = 0xfff InpodRestoreMask = 0xffffffff ChainInpodOutput = "ISTIO_OUTPUT" ChainInpodPrerouting = "ISTIO_PRERT" ChainHostPostrouting = "ISTIO_POSTRT"
Registered: Fri Jun 14 15:00:06 UTC 2024 - Last Modified: Fri May 31 21:45:18 UTC 2024 - 19.9K bytes - Viewed (0) -
src/cmd/link/internal/loong64/asm.go
func calculatePCAlignedReloc(t objabi.RelocType, tgt int64, pc int64) int64 { if isRequestingLowPageBits(t) { // corresponding immediate field is 12 bits wide return tgt & 0xfff } pageDelta := (tgt >> 12) - (pc >> 12) if tgt&0xfff >= 0x800 { // adjust for sign-extended addition of the low bits pageDelta += 1 } // corresponding immediate field is 20 bits wide return pageDelta & 0xfffff
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Feb 27 17:26:07 UTC 2024 - 7.5K bytes - Viewed (0) -
src/crypto/internal/boring/div_test.c
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Aug 18 21:28:09 UTC 2022 - 1.4K bytes - Viewed (0) -
src/runtime/debuglog_test.go
skipDebugLog(t) runtime.ResetDebugLog() var varString = strings.Repeat("a", 4) runtime.Dlog().B(true).B(false).I(-42).I16(0x7fff).U64(^uint64(0)).Hex(0xfff).P(nil).S(varString).S("const string").End() got := dlogCanonicalize(runtime.DumpDebugLog()) if want := "[] true false -42 32767 18446744073709551615 0xfff 0x0 aaaa const string\n"; got != want { t.Fatalf("want %q, got %q", want, got) } } func TestDebugLogSym(t *testing.T) {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Oct 18 16:59:26 UTC 2022 - 4.9K bytes - Viewed (0) -
src/internal/cpu/cpu_arm64_hwcap.go
// Without the CPUID bit the kernel will not trap the instruction and the // process will be terminated with SIGILL. if ARM64.HasCPUID { midr := getMIDR() part_num := uint16((midr >> 4) & 0xfff) implementer := byte((midr >> 24) & 0xff) // d0c - NeoverseN1 // d40 - NeoverseV1 // d49 - NeoverseN2 // d4f - NeoverseV2 if implementer == 'A' && (part_num == 0xd0c || part_num == 0xd40 ||
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 21:17:41 UTC 2024 - 2.4K bytes - Viewed (0)