- Sort Score
- Result 10 results
- Languages All
Results 41 - 50 of 1,014 for Xadd (0.08 sec)
-
releasenotes/notes/add-openshift-profile.yaml
my-git9 <******@****.***> 1708354813 +0800
Registered: Fri Jun 14 15:00:06 UTC 2024 - Last Modified: Mon Feb 19 15:00:13 UTC 2024 - 455 bytes - Viewed (0) -
test/codegen/floats.go
// Strength-reduce // // --------------------- // func Mul2(f float64) float64 { // 386/sse2:"ADDSD",-"MULSD" // amd64:"ADDSD",-"MULSD" // arm/7:"ADDD",-"MULD" // arm64:"FADDD",-"FMULD" // ppc64x:"FADD",-"FMUL" // riscv64:"FADDD",-"FMULD" return f * 2.0 } func DivPow2(f1, f2, f3 float64) (float64, float64, float64) { // 386/sse2:"MULSD",-"DIVSD" // amd64:"MULSD",-"DIVSD" // arm/7:"MULD",-"DIVD"
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Apr 04 15:24:29 UTC 2024 - 4.9K bytes - Viewed (0) -
src/cmd/internal/obj/mips/anames.go
"CMOVZ", "CMPEQD", "CMPEQF", "CMPGED", "CMPGEF", "CMPGTD", "CMPGTF", "DIV", "DIVD", "DIVF", "DIVU", "DIVW", "GOK", "LL", "LLV", "LUI", "MADD", "MOVB", "MOVBU", "MOVD", "MOVDF", "MOVDW", "MOVF", "MOVFD", "MOVFW", "MOVH", "MOVHU", "MOVW", "MOVWD", "MOVWF", "MOVWL", "MOVWR", "MSUB", "MUL", "MULD", "MULF",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Aug 08 12:17:12 UTC 2023 - 1.4K bytes - Viewed (0) -
releasenotes/notes/add-remote-profile.yaml
Frank Budinsky <******@****.***> 1662658341 -0400
Registered: Fri Jun 14 15:00:06 UTC 2024 - Last Modified: Thu Sep 08 17:32:21 UTC 2022 - 201 bytes - Viewed (0) -
src/runtime/mkduff.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 21 19:04:21 UTC 2023 - 8K bytes - Viewed (0) -
staging/src/k8s.io/apiextensions-apiserver/test/integration/ratcheting_test_cases/valid/http-request-header-add.yaml
name: header-http-echo spec: parentRefs: - name: acme-gw rules: - matches: - path: type: PathPrefix value: /add-a-request-header filters: - type: RequestHeaderModifier requestHeaderModifier: add: - name: my-header-name value: my-header-value backendRefs: - name: echo
Registered: Sat Jun 15 01:39:40 UTC 2024 - Last Modified: Fri Oct 27 17:15:18 UTC 2023 - 487 bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/stablehlo/tests/legalize-tfl-stablehlo-add.mlir
%0 = "tfl.custom"(%arg0, %arg0) {custom_code = "stablehlo.add", custom_option = #tfl<const_bytes : "0x00000100002401">} : (tensor<2xi32>, tensor<2xi32>) -> tensor<2xi32> func.return %0 : tensor<2xi32> } } // CHECK: module { // CHECK-NEXT: func @main(%arg0: tensor<2xi32>) -> tensor<2xi32> attributes {tf.entry_function = {inputs = "arg0", outputs = "tfl.custom1"}} { // CHECK-NEXT: %0 = stablehlo.add %arg0, %arg0 : tensor<2xi32>
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Fri Dec 16 05:09:09 UTC 2022 - 741 bytes - Viewed (0) -
src/cmd/internal/obj/arm64/doc.go
Optionally-shifted immediate. Examples: ADD $(3151<<12), R14, R20 <=> add x20, x14, #0xc4f, lsl #12 ADDW $1864, R25, R6 <=> add w6, w25, #0x748 Optionally-shifted registers are written as <Rm>{<shift><amount>}. The <shift> can be <<(lsl), >>(lsr), ->(asr), @>(ror). Examples: ADD R19>>30, R10, R24 <=> add x24, x10, x19, lsr #30
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Aug 07 00:21:42 UTC 2023 - 9.6K bytes - Viewed (0) -
src/math/tan_s390x.s
FMOVD F0, F2 L2: MOVD $·tanxlim<>+0(SB), R1 FMOVD 0(R1), F1 FCMPU F2, F1 BGT L9 BVS L11 MOVD $·tanxadd<>+0(SB), R1 FMOVD 88(R5), F6 FMOVD 0(R1), F4 WFMSDB V0, V6, V4, V6 FMOVD 80(R5), F1 FADD F6, F4 FMOVD 72(R5), F2 FMSUB F1, F4, F0 FMOVD 64(R5), F3 WFMADB V4, V2, V0, V2 FMOVD 56(R5), F1 WFMADB V4, V3, V2, V4 FMUL F2, F2 VLEG $0, 48(R5), V18 LGDR F6, R1 FMOVD 40(R5), F5
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Jul 27 23:30:00 UTC 2023 - 2.7K bytes - Viewed (0) -
releasenotes/notes/add-affinity-field-to-istiod.yaml
ymktmk <******@****.***> 1698771216 +0900
Registered: Fri Jun 14 15:00:06 UTC 2024 - Last Modified: Tue Oct 31 16:53:36 UTC 2023 - 200 bytes - Viewed (0)