Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 70 for fdiv (0.06 sec)

  1. test/codegen/floats.go

    	// amd64:"MULSD",-"DIVSD"
    	// arm/7:"MULD",-"DIVD"
    	// arm64:"FMULD",-"FDIVD"
    	// ppc64x:"FMUL",-"FDIV"
    	// riscv64:"FMULD",-"FDIVD"
    	x := f1 / 16.0
    
    	// 386/sse2:"MULSD",-"DIVSD"
    	// amd64:"MULSD",-"DIVSD"
    	// arm/7:"MULD",-"DIVD"
    	// arm64:"FMULD",-"FDIVD"
    	// ppc64x:"FMUL",-"FDIVD"
    	// riscv64:"FMULD",-"FDIVD"
    	y := f2 / 0.125
    
    	// 386/sse2:"ADDSD",-"DIVSD",-"MULSD"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Apr 04 15:24:29 UTC 2024
    - 4.9K bytes
    - Viewed (0)
  2. src/cmd/vendor/golang.org/x/arch/x86/x86asm/gnu.go

    		if reg1 && reg2 && (inst.Opcode>>24 == 0xDC || inst.Opcode>>24 == 0xDE) {
    			switch inst.Op {
    			case FDIV:
    				inst.Op = FDIVR
    			case FDIVR:
    				inst.Op = FDIV
    			case FSUB:
    				inst.Op = FSUBR
    			case FSUBR:
    				inst.Op = FSUB
    			case FDIVP:
    				inst.Op = FDIVRP
    			case FDIVRP:
    				inst.Op = FDIVP
    			case FSUBP:
    				inst.Op = FSUBRP
    			case FSUBRP:
    				inst.Op = FSUBP
    			}
    		}
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 21.4K bytes
    - Viewed (0)
  3. src/strconv/ftoa_test.go

    	{above1e23, 'e', -1, "1.0000000000000001e+23"},
    	{above1e23, 'f', -1, "100000000000000010000000"},
    	{above1e23, 'g', -1, "1.0000000000000001e+23"},
    
    	{fdiv(5e-304, 1e20), 'g', -1, "5e-324"},   // avoid constant arithmetic
    	{fdiv(-5e-304, 1e20), 'g', -1, "-5e-324"}, // avoid constant arithmetic
    
    	{32, 'g', -1, "32"},
    	{32, 'g', 0, "3e+01"},
    
    	{100, 'x', -1, "0x1.9p+06"},
    	{100, 'y', -1, "%y"},
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 24 23:50:20 UTC 2022
    - 9.3K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/ppc64/anames.go

    	"EXTSBCC",
    	"EXTSH",
    	"EXTSHCC",
    	"FABS",
    	"FABSCC",
    	"FADD",
    	"FADDCC",
    	"FADDS",
    	"FADDSCC",
    	"FCMPO",
    	"FCMPU",
    	"FCTIW",
    	"FCTIWCC",
    	"FCTIWZ",
    	"FCTIWZCC",
    	"FDIV",
    	"FDIVCC",
    	"FDIVS",
    	"FDIVSCC",
    	"FMADD",
    	"FMADDCC",
    	"FMADDS",
    	"FMADDSCC",
    	"FMOVD",
    	"FMOVDCC",
    	"FMOVDU",
    	"FMOVS",
    	"FMOVSU",
    	"FMOVSX",
    	"FMOVSZ",
    	"FMSUB",
    	"FMSUBCC",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  5. src/math/tan_s390x.s

    	WFMADB	V1, V5, V3, V1
    	BNE	L12
    	WFDDB	V0, V1, V0
    	WFMDB	V2, V16, V2
    	WFMADB	V2, V0, V4, V0
    	WORD	$0xB3130000	//lcdbr	%f0,%f0
    	FMOVD	F0, ret+8(FP)
    	RET
    L12:
    	WFMSDB	V2, V1, V0, V2
    	WFMDB	V16, V2, V2
    	FDIV	F2, F0
    	FMOVD	F0, ret+8(FP)
    	RET
    L11:
    	MOVD	$·tanxnan<>+0(SB), R1
    	FMOVD	0(R1), F0
    	FMOVD	F0, ret+8(FP)
    	RET
    L10:
    	WORD	$0xB3130020	//lcdbr	%f2,%f0
    	BR	L2
    L9:
    	BR	·tan(SB)
    atanIsZero:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Jul 27 23:30:00 UTC 2023
    - 2.7K bytes
    - Viewed (0)
  6. src/math/atanh_s390x.s

    	MOVD    $·atanhtabh2075<>+0(SB), R2
    	SRW $31, R1, R1
    	FMOVD   104(R5), F4
    	MOVW    R1, R1
    	SLD $3, R1, R1
    	WORD    $0x68012000 //ld    %f0,0(%r1,%r2)
    	WFMADB  V2, V4, V0, V4
    	VLEG    $0, 96(R5), V16
    	FDIV    F4, F2
    	WORD    $0xC0298006 //iilf  %r2,2147909631
    	BYTE    $0x7F
    	BYTE    $0xFF
    	FMOVD   88(R5), F6
    	FMOVD   80(R5), F1
    	FMOVD   72(R5), F7
    	FMOVD   64(R5), F5
    	FMOVD   F2, F4
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 23 20:52:57 UTC 2023
    - 5.1K bytes
    - Viewed (0)
  7. src/math/big/floatconv_test.go

    		{above1e23, 'g', -1, "1.0000000000000001e+23"},
    
    		{5e-304 / 1e20, 'g', -1, "5e-324"},
    		{-5e-304 / 1e20, 'g', -1, "-5e-324"},
    		{fdiv(5e-304, 1e20), 'g', -1, "5e-324"},   // avoid constant arithmetic
    		{fdiv(-5e-304, 1e20), 'g', -1, "-5e-324"}, // avoid constant arithmetic
    
    		{32, 'g', -1, "32"},
    		{32, 'g', 0, "3e+01"},
    
    		{100, 'x', -1, "0x1.9p+06"},
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Dec 13 18:45:54 UTC 2021
    - 24.3K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/s390x/anames.go

    	"RXSBGT",
    	"ROSBGT",
    	"RISBG",
    	"RISBGN",
    	"RISBGZ",
    	"RISBGNZ",
    	"RISBHG",
    	"RISBLG",
    	"RISBHGZ",
    	"RISBLGZ",
    	"FABS",
    	"FADD",
    	"FADDS",
    	"FCMPO",
    	"FCMPU",
    	"CEBR",
    	"FDIV",
    	"FDIVS",
    	"FMADD",
    	"FMADDS",
    	"FMOVD",
    	"FMOVS",
    	"FMSUB",
    	"FMSUBS",
    	"FMUL",
    	"FMULS",
    	"FNABS",
    	"FNEG",
    	"FNEGS",
    	"LEDBR",
    	"LDEBR",
    	"LPDFR",
    	"LNDFR",
    	"FSUB",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Sep 05 16:41:03 UTC 2023
    - 7.1K bytes
    - Viewed (0)
  9. src/math/erfc_s390x.s

    	MOVW	R1, R6
    	MOVW	R3, R7
    	CMPBLE	R6, R7, L4
    	WORD	$0xED109050	//cdb	%f1,.L128-.L38(%r9)
    	BYTE	$0x00
    	BYTE	$0x19
    	BGE	L37
    	BVS	L37
    	FMOVD	72(R9), F6
    	FSUB	F1, F6
    	MOVH	$0x1000, R3
    	FDIV	F1, F6
    	MOVH	$0x1000, R1
    L17:
    	WFMDB	V6, V6, V1
    	FMOVD	64(R9), F2
    	FMOVD	56(R9), F4
    	FMOVD	48(R9), F3
    	WFMADB	V1, V3, V2, V3
    	FMOVD	40(R9), F2
    	WFMADB	V1, V2, V4, V2
    	FMOVD	32(R9), F4
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 15:34:41 UTC 2019
    - 14.4K bytes
    - Viewed (0)
  10. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/plan9.go

    	case DIVD, DIVDCC, DIVDU, DIVDUCC, DIVDE, DIVDECC, DIVDEU, DIVDEUCC, DIVDO, DIVDOCC, DIVDUO, DIVDUOCC:
    		return true
    	case MODUD, MODSD, MODUW, MODSW:
    		return true
    	case FADD, FADDS, FSUB, FSUBS, FMUL, FMULS, FDIV, FDIVS, FMADD, FMADDS, FMSUB, FMSUBS, FNMADD, FNMADDS, FNMSUB, FNMSUBS, FMULSCC:
    		return true
    	case FADDCC, FADDSCC, FSUBCC, FMULCC, FDIVCC, FDIVSCC:
    		return true
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 10.9K bytes
    - Viewed (0)
Back to top