Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 13 for armv7 (0.44 sec)

  1. src/internal/runtime/atomic/sys_nonlinux_arm.s

    //go:build !linux
    
    #include "textflag.h"
    
    // TODO(minux): this is only valid for ARMv6+
    // bool armcas(int32 *val, int32 old, int32 new)
    // Atomically:
    //	if(*val == old){
    //		*val = new;
    //		return 1;
    //	}else
    //		return 0;
    TEXT	·Cas(SB),NOSPLIT,$0
    	JMP	·armcas(SB)
    
    // Non-linux OSes support only single processor machines before ARMv7.
    // So we don't need memory barriers if goarm < 7. And we fail loud at
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 1.3K bytes
    - Viewed (0)
  2. src/internal/runtime/atomic/sys_linux_arm.s

    	MOVB	R0, ret+12(FP)
    	RET
    
    // As for cas, memory barriers are complicated on ARM, but the kernel
    // provides a user helper. ARMv5 does not support SMP and has no
    // memory barrier instruction at all. ARMv6 added SMP support and has
    // a memory barrier, but it requires writing to a coprocessor
    // register. ARMv7 introduced the DMB instruction, but it's expensive
    // even on single-core devices. The kernel helper takes care of all of
    // this for us.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 2.8K bytes
    - Viewed (0)
  3. release/downloadIstioCtl.sh

    LOCAL_ARCH=$(uname -m)
    if [ "${TARGET_ARCH}" ]; then
        LOCAL_ARCH=${TARGET_ARCH}
    fi
    
    case "${LOCAL_ARCH}" in
      x86_64|amd64)
        ISTIO_ARCH=amd64
        ;;
      armv8*|aarch64*|arm64)
        ISTIO_ARCH=arm64
        ;;
      armv*)
        ISTIO_ARCH=armv7
        ;;
      *)
        echo "This system's architecture, ${LOCAL_ARCH}, isn't supported"
        exit 1
        ;;
    esac
    
    download_failed () {
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Thu Apr 11 14:11:30 UTC 2024
    - 4.5K bytes
    - Viewed (0)
  4. src/internal/runtime/atomic/atomic_arm.s

    	B	·Xchg(SB)
    
    TEXT ·Xchgint64(SB),NOSPLIT,$-4-20
    	B	·Xchg64(SB)
    
    // 64-bit atomics
    // The native ARM implementations use LDREXD/STREXD, which are
    // available on ARMv6k or later. We use them only on ARMv7.
    // On older ARM, we use Go implementations which simulate 64-bit
    // atomics with locks.
    TEXT armCas64<>(SB),NOSPLIT,$0-21
    	// addr is already in R1
    	MOVW	old_lo+4(FP), R2
    	MOVW	old_hi+8(FP), R3
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 5.7K bytes
    - Viewed (0)
  5. Makefile.core.mk

    ${TARGET_OUT}/release/istioctl-linux-amd64:
    	GOOS=linux GOARCH=amd64 LDFLAGS=$(RELEASE_LDFLAGS) common/scripts/gobuild.sh $@ ./istioctl/cmd/istioctl
    ${TARGET_OUT}/release/istioctl-linux-armv7:
    	GOOS=linux GOARCH=arm GOARM=7 LDFLAGS=$(RELEASE_LDFLAGS) common/scripts/gobuild.sh $@ ./istioctl/cmd/istioctl
    ${TARGET_OUT}/release/istioctl-linux-arm64:
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Sun Jun 02 19:53:04 UTC 2024
    - 23.2K bytes
    - Viewed (0)
  6. tensorflow/compiler/aot/tfcompile.bzl

        # TODO(toddw): Add target_triple for other targets.  For details see:
        # http://llvm.org/docs/doxygen/html/Triple_8h_source.html
        return select({
            "//tensorflow:android_armeabi": "armv5-none-android",
            "//tensorflow:android_arm": "armv7-none-android",
            "//tensorflow:android_arm64": "aarch64-none-android",
            "//tensorflow:android_x86": "i686-none-android",
            "//tensorflow:ios": "arm64-none-ios",
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 19:18:08 UTC 2024
    - 21.8K bytes
    - Viewed (0)
  7. .bazelrc

    #     elinux:          General Embedded Linux options shared by all flavors.
    #     elinux_aarch64:  Embedded Linux options for aarch64 (ARM64) CPU support.
    #     elinux_armhf:    Embedded Linux options for armhf (ARMv7) CPU support.
    #
    # Release build options (for all operating systems)
    #     release_base:                    Common options for all builds on all operating systems.
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Tue Jun 11 17:12:54 UTC 2024
    - 52.9K bytes
    - Viewed (0)
  8. src/runtime/asm_arm.s

    	RET
    
    TEXT runtime·abort(SB),NOSPLIT|NOFRAME,$0-0
    	MOVW	$0, R0
    	MOVW	(R0), R1
    
    // armPublicationBarrier is a native store/store barrier for ARMv7+.
    // On earlier ARM revisions, armPublicationBarrier is a no-op.
    // This will not work on SMP ARMv6 machines, if any are in use.
    // To implement publicationBarrier in sys_$GOOS_arm.s using the native
    // instructions, use:
    //
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 23 21:00:52 UTC 2024
    - 32.1K bytes
    - Viewed (0)
  9. common/scripts/setup_env.sh

        # Target explicitly set
        :
    elif [[ ${LOCAL_ARCH} == x86_64 ]]; then
        TARGET_ARCH=amd64
    elif [[ ${LOCAL_ARCH} == armv8* ]]; then
        TARGET_ARCH=arm64
    elif [[ ${LOCAL_ARCH} == arm64* ]]; then
        TARGET_ARCH=arm64
    elif [[ ${LOCAL_ARCH} == aarch64* ]]; then
        TARGET_ARCH=arm64
    elif [[ ${LOCAL_ARCH} == armv* ]]; then
        TARGET_ARCH=arm
    elif [[ ${LOCAL_ARCH} == s390x ]]; then
        TARGET_ARCH=s390x
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Jun 12 14:37:27 UTC 2024
    - 8.3K bytes
    - Viewed (0)
  10. src/runtime/cgo/gcc_libinit.c

    // Copyright 2015 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    //go:build unix
    
    // When cross-compiling with clang to linux/armv5, atomics are emulated
    // and cause a compiler warning. This results in a build failure since
    // cgo uses -Werror. See #65290.
    #pragma GCC diagnostic ignored "-Wpragmas"
    #pragma GCC diagnostic ignored "-Wunknown-warning-option"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Feb 29 01:07:18 UTC 2024
    - 5.8K bytes
    - Viewed (0)
Back to top