Search Options

Display Count
Sort
Preferred Language
Advanced Search

Results 1 - 5 of 5 for D1 (0.01 seconds)

  2. github.com/codelibs/fess

    src/test/java/org/codelibs/fess/helper/CrawlingConfigHelperTest.java 

            assertTrue(crawlingConfigHelper.getPipeline("W1").isEmpty());
        assertTrue(crawlingConfigHelper.getPipeline("F1").isEmpty());
        assertTrue(crawlingConfigHelper.getPipeline("D1").isEmpty());
        assertEquals("wp", crawlingConfigHelper.getPipeline("W1P").get());
        assertEquals("fp", crawlingConfigHelper.getPipeline("F1P").get());
    Created: Tue Mar 31 13:07:34 GMT 2026
    - Last Modified: Fri Mar 13 23:01:26 GMT 2026
    - 35.3K bytes
    - Click Count (0)
  3. github.com/golang/go

    src/cmd/asm/internal/asm/testdata/arm64error.s 

    	VREV64	V1.H4, V2.H8                                     // ERROR "invalid arrangement"
	VREV64	V1.D1, V2.D1                                     // ERROR "invalid arrangement"
	VREV16	V1.D1, V2.D1                                     // ERROR "invalid arrangement"
	VREV16	V1.B8, V2.B16                                    // ERROR "invalid arrangement"
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Tue Feb 24 21:29:25 GMT 2026
    - 38.5K bytes
    - Click Count (0)
  4. github.com/golang/go

    src/cmd/asm/internal/asm/testdata/arm64enc.s 

    	VLD1 (R24), [V18.D1, V19.D1, V20.D1]                        // 126f400c
	VLD1 (R29), [V14.D1, V15.D1, V16.D1, V17.D1]                // ae2f400c
	VLD1.P 16(R23), [V1.B16]                                    // e172df4c
	VLD1.P (R6)(R11), [V31.D1]                                  // df7ccb0c
	VLD1.P 16(R7), [V31.D1, V0.D1]                              // ffacdf0c
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Tue Feb 24 21:29:25 GMT 2026
    - 44K bytes
    - Click Count (0)
  5. github.com/golang/go

    src/cmd/asm/internal/arch/arm64.go 

    		curQ = 1
	case "H4":
		curSize = 1
		curQ = 0
	case "H8":
		curSize = 1
		curQ = 1
	case "S2":
		curSize = 2
		curQ = 0
	case "S4":
		curSize = 2
		curQ = 1
	case "D1":
		curSize = 3
		curQ = 0
	case "D2":
		curSize = 3
		curQ = 1
	default:
		return 0, errors.New("invalid arrangement in ARM64 register list")
	}
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Fri Mar 20 17:02:17 GMT 2026
    - 6K bytes
    - Click Count (0)
  6. github.com/golang/go

    src/cmd/asm/internal/asm/testdata/arm64.s 

    	SHA512SU0	V9.D2, V8.D2            // 2881c0ce
	SHA512SU1	V7.D2, V6.D2, V5.D2     // c58867ce
	VRAX1	V26.D2, V29.D2, V30.D2          // be8f7ace
	VXAR	$63, V27.D2, V21.D2, V26.D2     // bafe9bce
	VPMULL	V2.D1, V1.D1, V3.Q1             // 23e0e20e
	VPMULL2	V2.D2, V1.D2, V4.Q1             // 24e0e24e
	VPMULL	V2.B8, V1.B8, V3.H8             // 23e0220e
	VPMULL2	V2.B16, V1.B16, V4.H8           // 24e0224e
    Created: Tue Apr 07 11:13:11 GMT 2026
    - Last Modified: Fri Feb 27 20:41:17 GMT 2026
    - 96.2K bytes
    - Click Count (0)
Back to Top