Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 2 of 2 for SRL (0.01 sec)

  1. src/cmd/internal/obj/riscv/obj.go

    		// Rotation instructions are supported natively.
    		return []*instruction{ins}
    	}
    
    	switch ins.as {
    	case AROL, AROLW, AROR, ARORW:
    		// ROL -> OR (SLL x y) (SRL x (NEG y))
    		// ROR -> OR (SRL x y) (SLL x (NEG y))
    		sllOp, srlOp := ASLL, ASRL
    		if ins.as == AROLW || ins.as == ARORW {
    			sllOp, srlOp = ASLLW, ASRLW
    		}
    		shift1, shift2 := sllOp, srlOp
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sun Apr 07 03:32:27 UTC 2024
    - 77K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/ARM64Ops.go

    		{name: "SLLconst", argLength: 1, reg: gp11, asm: "LSL", aux: "Int64"},     // arg0 << auxInt, auxInt should be in the range 0 to 63.
    		{name: "SRL", argLength: 2, reg: gp21, asm: "LSR"},                        // arg0 >> arg1, unsigned, shift amount is mod 64
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 58.8K bytes
    - Viewed (0)
Back to top