Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 18 for f10 (0.02 sec)

  1. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	FNMSUBS F14, F16, F27, F14                 // 6ec32e1f
    	FNMSUBD F29, F25, F8, F10                  // 0ae57d1f
    	FNMULS F24, F22, F18                       // d28a381e
    	FNMULD F14, F30, F7                        // c78b6e1e
    	//TODO FRECPE F9, F2                       // 22d9e15e
    	//TODO VFRECPE V0.S2, V28.S2               // 1cd8a10e
    	//TODO FRECPS F28, F10, F9                 // 49fd3c5e
    	//TODO VFRECPS V27.D2, V12.D2, V24.D2      // 98fd7b4e
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    	"R24",
    	"R25",
    	"R26",
    	"R27",
    	"R28",
    	"R29",
    	// R30 is REGTMP not used in regalloc
    	"R31",
    
    	"F0",
    	"F1",
    	"F2",
    	"F3",
    	"F4",
    	"F5",
    	"F6",
    	"F7",
    	"F8",
    	"F9",
    	"F10",
    	"F11",
    	"F12",
    	"F13",
    	"F14",
    	"F15",
    	"F16",
    	"F17",
    	"F18",
    	"F19",
    	"F20",
    	"F21",
    	"F22",
    	"F23",
    	"F24",
    	"F25",
    	"F26",
    	"F27",
    	"F28",
    	"F29",
    	"F30",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/operand_test.go

    	{"R15", "R15"},
    	{"F0", "F0"},
    	{"F1", "F1"},
    	{"F2", "F2"},
    	{"F3", "F3"},
    	{"F4", "F4"},
    	{"F5", "F5"},
    	{"F6", "F6"},
    	{"F7", "F7"},
    	{"F8", "F8"},
    	{"F9", "F9"},
    	{"F10", "F10"},
    	{"F11", "F11"},
    	{"F12", "F12"},
    	{"F13", "F13"},
    	{"F14", "F14"},
    	{"F15", "F15"},
    	{"V0", "V0"},
    	{"V1", "V1"},
    	{"V2", "V2"},
    	{"V3", "V3"},
    	{"V4", "V4"},
    	{"V5", "V5"},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 29 18:31:05 UTC 2023
    - 23.9K bytes
    - Viewed (0)
  4. src/cmd/cgo/internal/testerrors/ptr_test.go

    		// Passing the address of a slice of an array that is
    		// an element in a struct, with a type conversion.
    		name:    "sliceok3",
    		c:       `void f10(void* p) {}`,
    		imports: []string{"unsafe"},
    		support: `type S10 struct { p *int; a [4]byte }`,
    		body:    `i := 0; p := &S10{p:&i}; s := p.a[:]; C.f10(unsafe.Pointer(&s[0]))`,
    		fail:    false,
    	},
    	{
    		// Passing the address of a slice of an array that is
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Aug 03 16:07:49 UTC 2023
    - 21.2K bytes
    - Viewed (0)
  5. test/live.go

    	i9 = y                  // make y escape so the line above has to call convT
    	return x != y
    }
    
    // liveness formerly confused by UNDEF followed by RET,
    // leading to "live at entry to f10: ~r1" (unnamed result).
    
    func f10() string {
    	panic(1)
    }
    
    // liveness formerly confused by select, thinking runtime.selectgo
    // can return to next instruction; it always jumps elsewhere.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Dec 05 20:34:30 UTC 2023
    - 18K bytes
    - Viewed (0)
  6. test/live_regabi.go

    	i9 = y                  // make y escape so the line above has to call convT
    	return x != y
    }
    
    // liveness formerly confused by UNDEF followed by RET,
    // leading to "live at entry to f10: ~r1" (unnamed result).
    
    func f10() string {
    	panic(1)
    }
    
    // liveness formerly confused by select, thinking runtime.selectgo
    // can return to next instruction; it always jumps elsewhere.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Dec 05 20:34:30 UTC 2023
    - 18.4K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go

    		// Integer parameters passed in register X10-X17, X8-X9, X18-X23
    		ParamIntRegNames: "X10 X11 X12 X13 X14 X15 X16 X17 X8 X9 X18 X19 X20 X21 X22 X23",
    		// Float parameters passed in register F10-F17, F8-F9, F18-F23
    		ParamFloatRegNames: "F10 F11 F12 F13 F14 F15 F16 F17 F8 F9 F18 F19 F20 F21 F22 F23",
    	})
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 30.7K bytes
    - Viewed (0)
  8. src/runtime/asm_riscv64.s

    	MOV	X17, (7*8)(X25)
    	MOV	X8,  (8*8)(X25)
    	MOV	X9,  (9*8)(X25)
    	MOV	X18, (10*8)(X25)
    	MOV	X19, (11*8)(X25)
    	MOV	X20, (12*8)(X25)
    	MOV	X21, (13*8)(X25)
    	MOV	X22, (14*8)(X25)
    	MOV	X23, (15*8)(X25)
    	MOVD	F10, (16*8)(X25)
    	MOVD	F11, (17*8)(X25)
    	MOVD	F12, (18*8)(X25)
    	MOVD	F13, (19*8)(X25)
    	MOVD	F14, (20*8)(X25)
    	MOVD	F15, (21*8)(X25)
    	MOVD	F16, (22*8)(X25)
    	MOVD	F17, (23*8)(X25)
    	MOVD	F8,  (24*8)(X25)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 27K bytes
    - Viewed (0)
  9. src/runtime/asm_s390x.s

    	STMG	R6, R15, 48(R15)
    
    	// Allocate 80 bytes on the stack.
    	MOVD	$-80(R15), R15
    
    	// Save F8-F15 in our stack frame.
    	FMOVD	F8, 16(R15)
    	FMOVD	F9, 24(R15)
    	FMOVD	F10, 32(R15)
    	FMOVD	F11, 40(R15)
    	FMOVD	F12, 48(R15)
    	FMOVD	F13, 56(R15)
    	FMOVD	F14, 64(R15)
    	FMOVD	F15, 72(R15)
    
    	// Synchronous initialization.
    	MOVD	$runtimeĀ·libpreinit(SB), R1
    	BL	R1
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Jan 25 09:18:28 UTC 2024
    - 28.1K bytes
    - Viewed (0)
  10. src/runtime/asm_loong64.s

    	MOVD	F2, (18*8)(R25)
    	MOVD	F3, (19*8)(R25)
    	MOVD	F4, (20*8)(R25)
    	MOVD	F5, (21*8)(R25)
    	MOVD	F6, (22*8)(R25)
    	MOVD	F7, (23*8)(R25)
    	MOVD	F8, (24*8)(R25)
    	MOVD	F9, (25*8)(R25)
    	MOVD	F10, (26*8)(R25)
    	MOVD	F11, (27*8)(R25)
    	MOVD	F12, (28*8)(R25)
    	MOVD	F13, (29*8)(R25)
    	MOVD	F14, (30*8)(R25)
    	MOVD	F15, (31*8)(R25)
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 13 15:04:25 UTC 2024
    - 26.5K bytes
    - Viewed (0)
Back to top