Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 21 for f3 (0.02 sec)

  1. src/cmd/asm/internal/asm/testdata/armerror.s

    	STREX.S R0, (R1), R2       // ERROR "invalid .S suffix"
    	LDREX.S	(R2), R8           // ERROR "invalid .S suffix"
    	MOVF.S	$0.0, F3           // ERROR "invalid .S suffix"
    	CMPF.S	F1, F2             // ERROR "invalid .S suffix"
    	MOVFW.S	F0, F9             // ERROR "invalid .S suffix"
    	MOVWF.W	F3, F1             // ERROR "invalid .W suffix"
    	MOVFW.P	F0, R9             // ERROR "invalid .P suffix"
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Oct 23 15:18:14 UTC 2024
    - 14.5K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/operand_test.go

    	{"·AddInt32(SB)", `pkg.AddInt32(SB)`},
    	{"runtime·divWVW(SB)", "runtime.divWVW(SB)"},
    	{"$argframe+0(FP)", "$argframe(FP)"},
    	{"$asmcgocall<>(SB)", "$asmcgocall<>(SB)"},
    	{"EQ", "EQ"},
    	{"F29", "F29"},
    	{"F3", "F3"},
    	{"F30", "F30"},
    	{"g", "g"},
    	{"LR", "R30"},
    	{"(LR)", "(R30)"},
    	{"R0", "R0"},
    	{"R10", "R10"},
    	{"R11", "R11"},
    	{"R18_PLATFORM", "R18"},
    	{"$4503601774854144.0", "$(4503601774854144.0)"},
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Aug 29 18:31:05 UTC 2023
    - 23.9K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/mips.s

    	//	LFADD freg ',' freg
    	//	{
    	//		outcode(int($1), &$2, 0, &$4);
    	//	}
    	ADDD	F1, F2
    
    	//	LFADD freg ',' freg ',' freg
    	//	{
    	//		outcode(int($1), &$2, int($4.Reg), &$6);
    	//	}
    	ADDD	F1, F2, F3
    
    	//	LFCMP freg ',' freg
    	//	{
    	//		outcode(int($1), &$2, 0, &$4);
    	//	}
    	CMPEQD	F1, F2
    
    
    	//
    	// WORD
    	//
    	WORD	$1
    
    	//
    	// NOP
    	//
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/arm64error.s

    	FLDPD	(R0), (R1, R2)                                   // ERROR "invalid register pair"
    	FLDPD	(R1), (F2, F2)                                   // ERROR "constrained unpredictable behavior"
    	FLDPS	(R2), (F3, F3)                                   // ERROR "constrained unpredictable behavior"
    	FSTPD	(R1, R2), (R0)                                   // ERROR "invalid register pair"
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Dec 08 03:28:17 UTC 2023
    - 37.8K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	FCMOVNBE F3, F0                         // dbd3
    	FCMOVNE F2, F0                          // dbca
    	FCMOVNE F3, F0                          // dbcb
    	FCMOVNU F2, F0                          // dbda
    	FCMOVNU F3, F0                          // dbdb
    	FCMOVU F2, F0                           // dada
    	FCMOVU F3, F0                           // dadb
    	FCOMD F2, F0                            // d8d2
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Oct 08 21:38:44 UTC 2021
    - 581.9K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/mips64.s

    //	LFADD freg ',' freg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	ADDD	F1, F2
    
    //	LFADD freg ',' freg ',' freg
    //	{
    //		outcode(int($1), &$2, int($4.Reg), &$6);
    //	}
    	ADDD	F1, F2, F3
    
    //	LFCMP freg ',' freg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	CMPEQD	F1, F2
    
    
    //
    // WORD
    //
    	WORD	$1	// 00000001
    	NOOP		// 00000000
    	SYNC		// 0000000f
    
    //
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 12.4K bytes
    - Viewed (0)
  7. src/archive/zip/reader_test.go

    0000090 ce ef 79 3f bf f1 31 db b6 bb 31 76 92 e7 f3 07
    00000a0 8b fc 9c ca cc 08 cc cb cc 5e d2 1c 88 d9 7e bb
    00000b0 4f bb 3a 3f 75 f1 5d 7f 8f c2 68 67 77 8f 25 ff
    00000c0 84 e2 93 2d ef a4 95 3d 71 4e 2c b9 b0 87 c3 be
    00000d0 3d f8 a7 60 24 61 c5 ef ae 9e c8 6c 6d 4e 69 c8
    00000e0 67 65 34 f8 37 76 2d 76 5c 54 f3 95 65 49 c7 0f
    00000f0 18 71 4b 7e 5b 6a d1 79 47 61 41 b0 4e 2a 74 45
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Thu Jul 25 00:25:45 UTC 2024
    - 55.6K bytes
    - Viewed (0)
  8. tests/migrate_test.go

    		ID uint
    	}
    	DB.Migrator().DropTable(&UserMigrateColumn{})
    	DB.AutoMigrate(&UserMigrateColumn{})
    
    	type UserMigrateColumn2 struct {
    		ID  uint
    		F1  string
    		F2  string
    		F3  string
    		F4  string
    		F5  string
    		F6  string
    		F7  string
    		F8  string
    		F9  string
    		F10 string
    		F11 string
    		F12 string
    		F13 string
    		F14 string
    		F15 string
    		F16 string
    Registered: Sun Nov 03 09:35:10 UTC 2024
    - Last Modified: Mon Mar 18 11:24:16 UTC 2024
    - 56.2K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/asm/testdata/arm.s

    //	{
    //		outcode($1, $2, &$3, 0, &$5);
    //	}
    	ADDD	F1, F2
    	MOVF	$0.5, F2 // MOVF $(0.5), F2
    
    //	LTYPEK cond frcon ',' LFREG ',' freg
    //	{
    //		outcode($1, $2, &$3, $5, &$7);
    //	}
    	ADDD	F1, F2, F3
    
    //	LTYPEL cond freg ',' freg
    //	{
    //		outcode($1, $2, &$3, int32($5.Reg), &nullgen);
    //	}
    	CMPD	F1, F2
    
    //
    // MCR MRC
    //
    //	LTYPEJ cond con ',' expr ',' spreg ',' creg ',' creg oexpr
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Dec 15 20:51:01 UTC 2023
    - 69K bytes
    - Viewed (0)
  10. doc/go1.17_spec.html

    }
    
    switch x := f(); {  // missing switch expression means "true"
    case x &lt; 0: return -x
    default: return x
    }
    
    switch {
    case x &lt; y: f1()
    case x &lt; z: f2()
    case x == 4: f3()
    }
    </pre>
    
    <p>
    Implementation restriction: A compiler may disallow multiple case
    expressions evaluating to the same constant.
    For instance, the current compilers disallow duplicate integer,
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Thu Oct 10 18:25:45 UTC 2024
    - 211.6K bytes
    - Viewed (0)
Back to top