Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 23 for r30 (0.07 sec)

  1. src/runtime/sys_linux_ppc64x.s

    	// If no traceback support function, which means that
    	// runtime/cgo was not linked in, do usual sigtramp.
    	MOVD	_cgo_callers(SB), R6
    	CMP	$0, R6
    	BEQ	sigtramp
    
    	// Inspect the g in TLS without clobbering R30/R31 via runtime.load_g.
    	MOVD	runtime·tls_g(SB), R9
    	MOVD	0(R9), R9
    
    	// Figure out if we are currently in a cgo call.
    	// If not, just do usual sigtramp.
    	// compared to ARM64 and others.
    	CMP	$0, R9
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 18:17:17 UTC 2024
    - 18.1K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/arm64/obj7.go

    				q1.As = ASUB
    				q1.From.Type = obj.TYPE_CONST
    				q1.From.Offset = int64(c.autosize)
    				q1.Reg = REGSP
    				q1.To.Type = obj.TYPE_REG
    				q1.To.Reg = REG_R20
    
    				prologueEnd = q1
    
    				// STP (R29, R30), -8(R20)
    				q1 = obj.Appendp(q1, c.newprog)
    				q1.Pos = p.Pos
    				q1.As = ASTP
    				q1.From.Type = obj.TYPE_REGREG
    				q1.From.Reg = REGFP
    				q1.From.Offset = REGLINK
    				q1.To.Type = obj.TYPE_MEM
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 08 05:46:32 UTC 2023
    - 28.4K bytes
    - Viewed (0)
  3. src/runtime/asm_mipsx.s

    	MOVW	$0, R1
    	RET
    
    // Called from cgo wrappers, this function returns g->m->curg.stack.hi.
    // Must obey the gcc calling convention.
    TEXT _cgo_topofstack(SB),NOSPLIT|NOFRAME,$0
    	// g (R30), R3 and REGTMP (R23) might be clobbered by load_g. R30 and R23
    	// are callee-save in the gcc calling convention, so save them.
    	MOVW	R23, R8
    	MOVW	g, R9
    	MOVW	R31, R10 // this call frame does not save LR
    
    	JAL	runtime·load_g(SB)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 06 11:46:29 UTC 2024
    - 26.3K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/loong64/obj.go

    				// if(g->panic != nil && g->panic->argp == FP) g->panic->argp = bottom-of-frame
    				//
    				//	MOV	g_panic(g), R20
    				//	BEQ	R20, end
    				//	MOV	panic_argp(R20), R24
    				//	ADD	$(autosize+FIXED_FRAME), R3, R30
    				//	BNE	R24, R30, end
    				//	ADD	$FIXED_FRAME, R3, R24
    				//	MOV	R24, panic_argp(R20)
    				// end:
    				//	NOP
    				//
    				// The NOP is needed to give the jumps somewhere to land.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:22:18 UTC 2023
    - 19.7K bytes
    - Viewed (0)
  5. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/plan9.go

    			panic(fmt.Errorf("wrong table: offset not followed by register"))
    		}
    	}
    	switch arg := arg.(type) {
    	case Reg:
    		if isLoadStoreOp(inst.Op) && argIndex == 1 && arg == R0 {
    			return "0"
    		}
    		if arg == R30 {
    			return "g"
    		}
    		return strings.ToUpper(arg.String())
    	case CondReg:
    		// This op is left as its numerical value, not mapped onto CR + condition
    		if inst.Op == ISEL {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 10.9K bytes
    - Viewed (0)
  6. src/runtime/asm_mips64x.s

    TEXT runtime·return0(SB), NOSPLIT, $0
    	MOVW	$0, R1
    	RET
    
    // Called from cgo wrappers, this function returns g->m->curg.stack.hi.
    // Must obey the gcc calling convention.
    TEXT _cgo_topofstack(SB),NOSPLIT,$16
    	// g (R30) and REGTMP (R23)  might be clobbered by load_g. They
    	// are callee-save in the gcc calling convention, so save them.
    	MOVV	R23, savedR23-16(SP)
    	MOVV	g, savedG-8(SP)
    
    	JAL	runtime·load_g(SB)
    	MOVV	g_m(g), R1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 06 19:45:59 UTC 2023
    - 24.3K bytes
    - Viewed (0)
  7. src/cmd/internal/obj/ppc64/a.out.go

    	PPC64DWARFRegisters[REG_XER] = 76
    }
    
    /*
     * GENERAL:
     *
     * compiler allocates R3 up as temps
     * compiler allocates register variables R7-R27
     * compiler allocates external registers R30 down
     *
     * compiler allocates register variables F17-F26
     * compiler allocates external registers F26 down
     */
    const (
    	BIG = 32768 - 8
    )
    
    const (
    	/* mark flags */
    	LABEL    = 1 << 0
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 16K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/ppc64/doc.go

    	R0: Go code expects this register to contain the value 0.
    	R1: Stack pointer
    	R2: TOC pointer when compiled with -shared or -dynlink (a.k.a position independent code)
    	R13: TLS pointer
    	R30: g (goroutine)
    
    Register names:
    
    	Rn is used for general purpose registers. (0-31)
    	Fn is used for floating point registers. (0-31)
    	Vn is used for vector registers. Slot 0 of Vn overlaps with Fn. (0-31)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 16:47:45 UTC 2023
    - 11.3K bytes
    - Viewed (0)
  9. src/runtime/race_arm64.s

    // Clobbers R19, R20.
    TEXT	racecall<>(SB), NOSPLIT|NOFRAME, $0-0
    	MOVD	g_m(g), R10
    	// Switch to g0 stack.
    	MOVD	RSP, R19	// callee-saved, preserved across the CALL
    	MOVD	R30, R20	// callee-saved, preserved across the CALL
    	MOVD	m_g0(R10), R11
    	CMP	R11, g
    	BEQ	call	// already on g0
    	MOVD	(g_sched+gobuf_sp)(R11), R12
    	MOVD	R12, RSP
    call:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 18:37:29 UTC 2024
    - 15.5K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/MIPSOps.go

    	"R15",
    	"R16",
    	"R17",
    	"R18",
    	"R19",
    	"R20",
    	"R21",
    	"R22",
    	//REGTMP
    	"R24",
    	"R25",
    	// R26 reserved by kernel
    	// R27 reserved by kernel
    	"R28",
    	"SP",  // aka R29
    	"g",   // aka R30
    	"R31", // REGLINK
    
    	// odd FP registers contain high parts of 64-bit FP values
    	"F0",
    	"F2",
    	"F4",
    	"F6",
    	"F8",
    	"F10",
    	"F12",
    	"F14",
    	"F16",
    	"F18",
    	"F20",
    	"F22",
    	"F24",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 24K bytes
    - Viewed (0)
Back to top