- Sort Score
- Result 10 results
- Languages All
Results 71 - 80 of 227 for regI (0.11 sec)
-
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/decode.go
switch aop { default: return nil case arg_Da: return D0 + Reg((x>>10)&(1<<5-1)) case arg_Dd: return D0 + Reg(x&(1<<5-1)) case arg_Dm: return D0 + Reg((x>>16)&(1<<5-1)) case arg_Dn: return D0 + Reg((x>>5)&(1<<5-1)) case arg_Hd: return H0 + Reg(x&(1<<5-1)) case arg_Hn: return H0 + Reg((x>>5)&(1<<5-1)) case arg_IAddSub: imm12 := (x >> 10) & (1<<12 - 1)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 16 22:24:28 UTC 2022 - 76.9K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARM64Ops.go
{name: "FMOVDfpgp", argLength: 1, reg: fpgp, asm: "FMOVD"}, // move float64 to int64 (no conversion) {name: "FMOVSgpfp", argLength: 1, reg: gpfp, asm: "FMOVS"}, // move 32bits from int to float reg (no conversion) {name: "FMOVSfpgp", argLength: 1, reg: fpgp, asm: "FMOVS"}, // move 32bits from float to int reg, zero extend (no conversion) // conversions
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 58.8K bytes - Viewed (0) -
internal/s3select/csv/testdata/testdata.zip
0.00 0.0 0.0 51 39 7.61 1287 717.01 4 Queens 071701 4071701 I QN18 Rego Park 4108 673 499 4 Queens 049900 4049900 E QN29 Elmhurst 4107 3389294 2 2014-03-21 19:36:13 2014-03-21 19:46:30 N 1 -73.862640380859375 40.730381011962891 -73.858734130859375 40.716056823730469 1 2.01 9.5 1 0.5 0 0 11 1 1 196 196 green 0.00 0.0 0.0 51 39 7.61 1287 717.01 4 Queens 071701 4071701 I QN18 Rego Park 4108 1877 703 4 Queens 070300 4070300 I QN18 Rego Park 4108 3389295 2 2014-03-22 17:50:25 2014-03-22 18:01:43 N 1 -73.862495422363281...
Registered: Sun Jun 16 00:44:34 UTC 2024 - Last Modified: Tue Jun 01 21:59:40 UTC 2021 - 111.6K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm/armasm/inst.go
type RegShift struct { Reg Reg Shift Shift Count uint8 } func (RegShift) IsArg() {} func (r RegShift) String() string { return fmt.Sprintf("%s %s #%d", r.Reg, r.Shift, r.Count) } // A RegShiftReg is a register shifted by a register. type RegShiftReg struct { Reg Reg Shift Shift RegCount Reg } func (RegShiftReg) IsArg() {}
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 29 22:23:32 UTC 2017 - 7.5K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go
{name: "DIV", argLength: 2, reg: gp21, asm: "DIV", typ: "Int64"}, // arg0 / arg1 {name: "DIVU", argLength: 2, reg: gp21, asm: "DIVU", typ: "UInt64"}, {name: "DIVW", argLength: 2, reg: gp21, asm: "DIVW", typ: "Int32"}, {name: "DIVUW", argLength: 2, reg: gp21, asm: "DIVUW", typ: "UInt32"}, {name: "REM", argLength: 2, reg: gp21, asm: "REM", typ: "Int64"}, // arg0 % arg1 {name: "REMU", argLength: 2, reg: gp21, asm: "REMU", typ: "UInt64"},
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Mar 07 14:57:07 UTC 2024 - 30.7K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go
{name: "NEGF", argLength: 1, reg: fp11, asm: "NEGF"}, // -arg0, float32 {name: "NEGD", argLength: 1, reg: fp11, asm: "NEGD"}, // -arg0, float64 {name: "SQRTD", argLength: 1, reg: fp11, asm: "SQRTD"}, // sqrt(arg0), float64 {name: "SQRTF", argLength: 1, reg: fp11, asm: "SQRTF"}, // sqrt(arg0), float32
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 21 19:04:19 UTC 2023 - 25.2K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/MIPS64Ops.go
{name: "MOVVF", argLength: 1, reg: fp11, asm: "MOVVF"}, // int64 -> float32 {name: "MOVVD", argLength: 1, reg: fp11, asm: "MOVVD"}, // int64 -> float64 {name: "TRUNCFW", argLength: 1, reg: fp11, asm: "TRUNCFW"}, // float32 -> int32 {name: "TRUNCDW", argLength: 1, reg: fp11, asm: "TRUNCDW"}, // float64 -> int32 {name: "TRUNCFV", argLength: 1, reg: fp11, asm: "TRUNCFV"}, // float32 -> int64
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 24 03:36:31 UTC 2023 - 25.5K bytes - Viewed (0) -
tensorflow/c/kernels/bitcast_op_test.cc
ASSERT_EQ("[3,4]", c.DebugString(input_shapes[0])); TF_CHECK_OK(reg->shape_inference_fn(&c)); ASSERT_EQ("[3,4,8]", c.DebugString(c.output(0))); } TEST(BitcastOpTest, TestShapeInference_SmallerShape) { const OpRegistrationData* reg; TF_CHECK_OK(OpRegistry::Global()->LookUp("Bitcast", ®)); OpDef op_def = reg->op_def; NodeDef def; TF_CHECK_OK(NodeDefBuilder("dummy", &op_def)
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon Jul 18 15:10:51 UTC 2022 - 5.5K bytes - Viewed (0) -
src/cmd/internal/obj/arm/asm5.go
return C_NONE case obj.TYPE_REG: c.instoffset = 0 if REG_R0 <= a.Reg && a.Reg <= REG_R15 { return C_REG } if REG_F0 <= a.Reg && a.Reg <= REG_F15 { return C_FREG } if a.Reg == REG_FPSR || a.Reg == REG_FPCR { return C_FCR } if a.Reg == REG_CPSR || a.Reg == REG_SPSR { return C_PSR } if a.Reg >= REG_SPECIAL { return C_SPR } return C_GOK
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 79.4K bytes - Viewed (0) -
src/cmd/internal/obj/mips/asm0.go
case obj.TYPE_REG: if REG_R0 <= a.Reg && a.Reg <= REG_R31 { return C_REG } if REG_F0 <= a.Reg && a.Reg <= REG_F31 { return C_FREG } if REG_M0 <= a.Reg && a.Reg <= REG_M31 { return C_MREG } if REG_FCR0 <= a.Reg && a.Reg <= REG_FCR31 { return C_FCREG } if REG_W0 <= a.Reg && a.Reg <= REG_W31 { return C_WREG } if a.Reg == REG_LO { return C_LO }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 16 17:46:09 UTC 2024 - 53.6K bytes - Viewed (0)