Search Options

Results per page
Sort
Preferred Languages
Advance

Results 41 - 50 of 105 for cmpb (0.11 sec)

  1. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    // Fold boolean tests into blocks
    (NE (TESTB (SETL  cmp) (SETL  cmp)) yes no) => (LT  cmp yes no)
    (NE (TESTB (SETLE cmp) (SETLE cmp)) yes no) => (LE  cmp yes no)
    (NE (TESTB (SETG  cmp) (SETG  cmp)) yes no) => (GT  cmp yes no)
    (NE (TESTB (SETGE cmp) (SETGE cmp)) yes no) => (GE  cmp yes no)
    (NE (TESTB (SETEQ cmp) (SETEQ cmp)) yes no) => (EQ  cmp yes no)
    (NE (TESTB (SETNE cmp) (SETNE cmp)) yes no) => (NE  cmp yes no)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  2. test/codegen/comparisons.go

    	// s390x:`MOVHBR\t\(.*\), [R]`,`CMPW\t.*, [$]`
    	return s == "xx"
    }
    
    func CompareString2(s string) bool {
    	// amd64:`CMPL\t\(.*\), [$]`
    	// arm64:`MOVWU\t\(.*\), [R]`,`CMPW\t.*, [R]`
    	// ppc64le:`MOVWZ\t\(.*\), [R]`,`CMPW\t.*, [R]`
    	// s390x:`MOVWBR\t\(.*\), [R]`,`CMPW\t.*, [$]`
    	return s == "xxxx"
    }
    
    func CompareString3(s string) bool {
    	// amd64:`CMPQ\t\(.*\), [A-Z]`
    	// arm64:-`CMPW\t`
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 19 16:31:02 UTC 2024
    - 15.2K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/ppc64.s

    	// TODO: cleanup inconsistency of printing CMPx opcodes with explicit CR arguments.
    	CMP R3, R4                      // 7c232000
    	CMP R3, R0                      // 7c230000
    	CMP R3, R0, CR1                 // CMP R3,CR1,R0   // 7ca30000
    	CMPU R3, R4                     // 7c232040
    	CMPU R3, R0                     // 7c230040
    	CMPU R3, R0, CR2                // CMPU R3,CR2,R0  // 7d230040
    	CMPW R3, R4                     // 7c032000
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
  4. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	BCCTRL:         "bcctrl",
    	BCLR:           "bclr",
    	BCLRL:          "bclrl",
    	CMPW:           "cmpw",
    	CMPD:           "cmpd",
    	CMP:            "cmp",
    	CMPWI:          "cmpwi",
    	CMPDI:          "cmpdi",
    	CMPI:           "cmpi",
    	CMPLW:          "cmplw",
    	CMPLD:          "cmpld",
    	CMPL:           "cmpl",
    	CMPLWI:         "cmplwi",
    	CMPLDI:         "cmpldi",
    	CMPLI:          "cmpli",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/rewriteAMD64.go

    			b.resetWithControl(BlockAMD64LE, cmp)
    			return true
    		}
    		// match: (If (SETG cmp) yes no)
    		// result: (GT cmp yes no)
    		for b.Controls[0].Op == OpAMD64SETG {
    			v_0 := b.Controls[0]
    			cmp := v_0.Args[0]
    			b.resetWithControl(BlockAMD64GT, cmp)
    			return true
    		}
    		// match: (If (SETGE cmp) yes no)
    		// result: (GE cmp yes no)
    		for b.Controls[0].Op == OpAMD64SETGE {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 712.7K bytes
    - Viewed (0)
  6. src/internal/bytealg/compare_riscv64.s

    cmp8a:
    	MOV	X15, X17
    	MOV	X16, X18
    
    	// Compare 8 bytes of memory in X17/X18 that are known to differ.
    cmp8b:
    	MOV	$0xff, X19
    cmp8_loop:
    	AND	X17, X19, X8
    	AND	X18, X19, X9
    	BNE	X8, X9, cmp
    	SLLI	$8, X19
    	JMP	cmp8_loop
    
    cmp1a:
    	SLTU	X9, X8, X5
    	SLTU	X8, X9, X6
    	JMP	cmp_ret
    cmp1b:
    	SLTU	X16, X15, X5
    	SLTU	X15, X16, X6
    	JMP	cmp_ret
    cmp1c:
    	SLTU	X18, X17, X5
    	SLTU	X17, X18, X6
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Nov 09 13:57:06 UTC 2023
    - 3.9K bytes
    - Viewed (0)
  7. src/vendor/golang.org/x/crypto/chacha20poly1305/chacha20poly1305_amd64.s

    	shiftB1Right; shiftC1Right; shiftD1Right
    	shiftB2Right; shiftC2Right; shiftD2Right
    
    	CMPQ itr2, itr1
    	JB   openSSLTail192LoopA
    
    	CMPQ itr2, $160
    	JNE  openSSLTail192LoopB
    
    	CMPQ inl, $176
    	JB   openSSLTail192Store
    
    	polyAdd(160(inp))
    	polyMul
    
    	CMPQ inl, $192
    	JB   openSSLTail192Store
    
    	polyAdd(176(inp))
    	polyMul
    
    openSSLTail192Store:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 29 21:28:33 UTC 2023
    - 105.6K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/armv6.s

    	LDREXD	(R11), R12    // 9fcfbbe1
    	STREX	R3, (R4), R5  // STREX  (R4), R3, R5 // 935f84e1
    	STREXD	R8, (R9), g   // STREXD (R9), R8, g  // 98afa9e1
    
    	CMPF    F8, F9        // c89ab4ee10faf1ee
    	CMPD.CS F4, F5        // c45bb42e10faf12e
    	CMPF.VS F7            // c07ab56e10faf16e
    	CMPD    F6            // c06bb5ee10faf1ee
    
    	MOVW	R4, F8        // 104b08ee
    	MOVW	F4, R8        // 108b14ee
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Dec 21 16:30:51 UTC 2017
    - 4.6K bytes
    - Viewed (0)
  9. src/cmd/internal/obj/arm/anames.go

    	"SBC",
    	"RSC",
    	"TST",
    	"TEQ",
    	"CMP",
    	"CMN",
    	"ORR",
    	"BIC",
    	"MVN",
    	"BEQ",
    	"BNE",
    	"BCS",
    	"BHS",
    	"BCC",
    	"BLO",
    	"BMI",
    	"BPL",
    	"BVS",
    	"BVC",
    	"BHI",
    	"BLS",
    	"BGE",
    	"BLT",
    	"BGT",
    	"BLE",
    	"MOVWD",
    	"MOVWF",
    	"MOVDW",
    	"MOVFW",
    	"MOVFD",
    	"MOVDF",
    	"MOVF",
    	"MOVD",
    	"CMPF",
    	"CMPD",
    	"ADDF",
    	"ADDD",
    	"SUBF",
    	"SUBD",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Oct 16 15:58:33 UTC 2019
    - 1.4K bytes
    - Viewed (0)
  10. test/cmp6.go

    Robert Griesemer <******@****.***> 1606801129 -0800
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Dec 01 21:49:31 UTC 2020
    - 2.2K bytes
    - Viewed (0)
Back to top