Search Options

Results per page
Sort
Preferred Languages
Advance

Results 21 - 30 of 48 for fcmp64 (0.3 sec)

  1. src/cmd/internal/obj/arm64/doc.go

    using different register names.
    
    Examples:
    
    	ADC R24, R14, R12          <=>     adc x12, x14, x24
    	ADDW R26->24, R21, R15     <=>     add w15, w21, w26, asr #24
    	FCMPS F2, F3               <=>     fcmp s3, s2
    	FCMPD F2, F3               <=>     fcmp d3, d2
    	FCVTDH F2, F3              <=>     fcvt h3, d2
    
    2. Go uses .P and .W suffixes to indicate post-increment and pre-increment.
    
    Examples:
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 07 00:21:42 UTC 2023
    - 9.6K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/ppc64.s

    	FCPSGN F1, F2                   // fc420810
    	FCPSGNCC F1, F2                 // fc420811
    	FCMPO F1, F2                    // fc011040
    	FCMPO F1, F2, CR0               // FCMPO F1,CR0,F2 // fc011040
    	FCMPU F1, F2                    // fc011000
    	FCMPU F1, F2, CR0               // FCMPU F1,CR0,F2 // fc011000
    	LVX (R3)(R4), V1                // 7c2418ce
    	LVX (R3)(R0), V1                // 7c2018ce
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
  3. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/plan9.go

    	// indexed stores handled separately
    	case STB, STBU,
    		STH, STHU,
    		STW, STWU,
    		STD, STDU,
    		STFD, STFDU,
    		STFS, STFSU,
    		STQ, HASHST, HASHSTP:
    		return op + " " + strings.Join(args, ",")
    
    	case FCMPU, FCMPO, CMPD, CMPDI, CMPLD, CMPLDI, CMPW, CMPWI, CMPLW, CMPLWI:
    		crf := int(inst.Args[0].(CondReg) - CR0)
    		cmpstr := op + " " + args[1] + "," + args[2]
    		if crf != 0 { // print CRx as the final operand if not implied (i.e BF != 0)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 10.9K bytes
    - Viewed (0)
  4. src/strconv/example_test.go

    	fmt.Printf("%T, %v\n", s32, s32)
    
    	s64 := strconv.FormatFloat(v, 'E', -1, 64)
    	fmt.Printf("%T, %v\n", s64, s64)
    
    	// fmt.Println uses these arguments to print floats
    	fmt64 := strconv.FormatFloat(v, 'g', -1, 64)
    	fmt.Printf("%T, %v\n", fmt64, fmt64)
    
    	// Output:
    	// string, 3.1415927E+00
    	// string, 3.1415926535E+00
    	// string, 3.1415926535
    }
    
    func ExampleFormatInt() {
    	v := int64(-42)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 13 22:57:37 UTC 2023
    - 8.9K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/ARM64.rules

    (FCMPS (FMOVSconst [0]) x) => (InvertFlags (FCMPS0 x))
    (FCMPD x (FMOVDconst [0])) => (FCMPD0 x)
    (FCMPD (FMOVDconst [0]) x) => (InvertFlags (FCMPD0 x))
    
    // CSEL needs a flag-generating argument. Synthesize a TSTW if necessary.
    (CondSelect x y boolval) && flagArg(boolval) != nil => (CSEL [boolval.Op] x y flagArg(boolval))
    (CondSelect x y boolval) && flagArg(boolval) == nil => (CSEL [OpARM64NotEqual] x y (TSTWconst [1] boolval))
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 113.1K bytes
    - Viewed (0)
  6. test/codegen/noextend.go

    	if int32(*x64) == sval32[0] {
    		return true
    	}
    
    	// ppc64x:-"MOVW\tR\\d+,\\sR\\d+"
    	if uint32(*u64) == val32[0] {
    		return true
    	}
    
    	return false
    }
    
    func cmp64(u8 *uint8, x16 *int16, u16 *uint16, x32 *int32, u32 *uint32) bool {
    
    	// ppc64x:-"MOVBZ\tR\\d+,\\sR\\d+"
    	if uint64(*u8) == val64[0] {
    		return true
    	}
    
    	// ppc64x:-"MOVH\tR\\d+,\\sR\\d+"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Dec 14 17:22:18 UTC 2023
    - 5.4K bytes
    - Viewed (0)
  7. src/math/sin_s390x.s

    TEXT ·sinAsm(SB),NOSPLIT,$0-16
    	FMOVD   x+0(FP), F0
    	//special case Sin(±0) = ±0
    	FMOVD   $(0.0), F1
    	FCMPU   F0, F1
    	BEQ     sinIsZero
    	LTDBR	F0, F0
    	BLTU    L17
    	FMOVD   F0, F5
    L2:
    	MOVD    $sincosxlim<>+0(SB), R1
    	FMOVD   0(R1), F1
    	FCMPU   F5, F1
    	BGT     L16
    	MOVD    $sincoss7<>+0(SB), R1
    	FMOVD   0(R1), F4
    	MOVD    $sincoss6<>+0(SB), R1
    	FMOVD   0(R1), F1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 04:25:54 UTC 2023
    - 8.6K bytes
    - Viewed (0)
  8. src/runtime/slice.go

    		}
    		panicmakeslicecap()
    	}
    
    	return mallocgc(mem, et, true)
    }
    
    func makeslice64(et *_type, len64, cap64 int64) unsafe.Pointer {
    	len := int(len64)
    	if int64(len) != len64 {
    		panicmakeslicelen()
    	}
    
    	cap := int(cap64)
    	if int64(cap) != cap64 {
    		panicmakeslicecap()
    	}
    
    	return makeslice(et, len, cap)
    }
    
    // growslice allocates new backing store for a slice.
    //
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 29 16:25:21 UTC 2024
    - 12.2K bytes
    - Viewed (0)
  9. src/syscall/types_darwin.go

    #include <sys/uio.h>
    #include <sys/un.h>
    #include <sys/wait.h>
    #include <net/bpf.h>
    #include <net/if.h>
    #include <net/if_dl.h>
    #include <net/if_var.h>
    #include <net/route.h>
    #include <netinet/in.h>
    #include <netinet/icmp6.h>
    #include <netinet/tcp.h>
    
    enum {
    	sizeofPtr = sizeof(void*),
    };
    
    union sockaddr_all {
    	struct sockaddr s1;	// this one gets used for fields
    	struct sockaddr_in s2;	// these pad it out
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 28 18:17:57 UTC 2021
    - 5K bytes
    - Viewed (0)
  10. src/math/atan_s390x.s

    // with coefficients determined with a Remez exchange algorithm.
    
    TEXT	·atanAsm(SB), NOSPLIT, $0-16
    	FMOVD	x+0(FP), F0
    	//special case Atan(±0) = ±0
    	FMOVD   $(0.0), F1
    	FCMPU   F0, F1
    	BEQ     atanIsZero
    
    	MOVD	$·atanrodataL8<>+0(SB), R5
    	MOVH	$0x3FE0, R3
    	LGDR	F0, R1
    	RISBGNZ	$32, $63, $32, R1, R1
    	RLL	$16, R1, R2
    	ANDW	$0x7FF0, R2
    	MOVW	R2, R6
    	MOVW	R3, R7
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 15:34:41 UTC 2019
    - 3.7K bytes
    - Viewed (0)
Back to top