Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 24 for cmovnl (0.22 sec)

  1. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	CMOVQLT (BX), DX                        // 480f4c13
    	CMOVQLT (R11), DX                       // 490f4c13
    	CMOVQLT DX, DX                          // 480f4cd2
    	CMOVQLT R11, DX                         // 490f4cd3
    	CMOVQLT (BX), R11                       // 4c0f4c1b
    	CMOVQLT (R11), R11                      // 4d0f4c1b
    	CMOVQLT DX, R11                         // 4c0f4cda
    	CMOVQLT R11, R11                        // 4d0f4cdb
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 08 21:38:44 UTC 2021
    - 581.9K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/mips/anames.go

    	"ADDF",
    	"ADDU",
    	"ADDW",
    	"AND",
    	"BEQ",
    	"BFPF",
    	"BFPT",
    	"BGEZ",
    	"BGEZAL",
    	"BGTZ",
    	"BLEZ",
    	"BLTZ",
    	"BLTZAL",
    	"BNE",
    	"BREAK",
    	"CLO",
    	"CLZ",
    	"CMOVF",
    	"CMOVN",
    	"CMOVT",
    	"CMOVZ",
    	"CMPEQD",
    	"CMPEQF",
    	"CMPGED",
    	"CMPGEF",
    	"CMPGTD",
    	"CMPGTF",
    	"DIV",
    	"DIVD",
    	"DIVF",
    	"DIVU",
    	"DIVW",
    	"GOK",
    	"LL",
    	"LLV",
    	"LUI",
    	"MADD",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 1.4K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/x86/aenum.go

    	AMOVBWZX
    	AMOVDDUP
    	AMOVHLPS
    	AMOVHPD
    	AMOVHPS
    	AMOVL
    	AMOVLHPS
    	AMOVLPD
    	AMOVLPS
    	AMOVLQSX
    	AMOVLQZX
    	AMOVMSKPD
    	AMOVMSKPS
    	AMOVNTDQA
    	AMOVNTIL
    	AMOVNTIQ
    	AMOVNTO
    	AMOVNTPD
    	AMOVNTPS
    	AMOVNTQ
    	AMOVO
    	AMOVOU
    	AMOVQ
    	AMOVQL
    	AMOVQOZX
    	AMOVSB
    	AMOVSD
    	AMOVSHDUP
    	AMOVSL
    	AMOVSLDUP
    	AMOVSQ
    	AMOVSS
    	AMOVSW
    	AMOVSWW
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 11 18:32:50 UTC 2023
    - 16.3K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/AMD64.rules

    (CMOVL(EQ|NE|LT|GT|LE|GE|HI|CS|CC|LS) x y (InvertFlags cond))
        => (CMOVL(EQ|NE|GT|LT|GE|LE|CS|HI|LS|CC) x y cond)
    (CMOVW(EQ|NE|LT|GT|LE|GE|HI|CS|CC|LS) x y (InvertFlags cond))
        => (CMOVW(EQ|NE|GT|LT|GE|LE|CS|HI|LS|CC) x y cond)
    
    // Absorb constants generated during lower
    (CMOV(QEQ|QLE|QGE|QCC|QLS|LEQ|LLE|LGE|LCC|LLS|WEQ|WLE|WGE|WCC|WLS) _ x (FlagEQ)) => x
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 12 19:38:41 UTC 2024
    - 93.9K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/mips.s

    	//	}
    	NOP	$4
    
    	//
    	// special
    	//
    	SYSCALL
    	BREAK
    	SYNC
    
    	//
    	// conditional move on zero/nonzero gp value
    	//
    	CMOVN	R1, R2, R3
    	CMOVZ	R1, R2, R3
    
    	//
    	// conditional move on fp false/true
    	//
    	CMOVF	R1, R2
    	CMOVT	R1, R2
    
    	//
    	// conditional traps
    	//
    	TEQ	$1, R1, R2
    	TEQ	$1, R1
    
    
    	//
    	// other
    	//
    	CLO	R1, R2
    	SQRTD	F0, F1
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  6. src/internal/bytealg/compare_amd64.s

    // input:
    //   SI = a
    //   DI = b
    //   BX = alen
    //   DX = blen
    // output:
    //   AX = output (-1/0/1)
    TEXT cmpbody<>(SB),NOSPLIT,$0-0
    	CMPQ	SI, DI
    	JEQ	allsame
    	CMPQ	BX, DX
    	MOVQ	DX, R8
    	CMOVQLT	BX, R8 // R8 = min(alen, blen) = # of bytes to compare
    	CMPQ	R8, $8
    	JB	small
    
    	CMPQ	R8, $63
    	JBE	loop
    #ifndef hasAVX2
    	CMPB	internal∕cpu·X86+const_offsetX86HasAVX2(SB), $1
    	JEQ     big_loop_avx2
    	JMP	big_loop
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Aug 18 17:17:01 UTC 2022
    - 4.3K bytes
    - Viewed (0)
  7. test/codegen/mathbits.go

    func IterateBits(n uint) int {
    	i := 0
    	for n != 0 {
    		// amd64/v1,amd64/v2:"BSFQ",-"CMOVEQ"
    		// amd64/v3:"TZCNTQ"
    		i += bits.TrailingZeros(n)
    		n &= n - 1
    	}
    	return i
    }
    
    func IterateBits64(n uint64) int {
    	i := 0
    	for n != 0 {
    		// amd64/v1,amd64/v2:"BSFQ",-"CMOVEQ"
    		// amd64/v3:"TZCNTQ"
    		i += bits.TrailingZeros64(n)
    		n &= n - 1
    	}
    	return i
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 18:51:17 UTC 2024
    - 19.6K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/mips/obj0.go

    	case AMOVB,
    		AMOVBU:
    		sz = 1
    		ld = 1
    
    	case AMOVH,
    		AMOVHU:
    		sz = 2
    		ld = 1
    
    	case AMOVF,
    		AMOVW,
    		AMOVWL,
    		AMOVWR:
    		sz = 4
    		ld = 1
    
    	case AMOVD,
    		AMOVV,
    		AMOVVL,
    		AMOVVR:
    		sz = 8
    		ld = 1
    
    	case ADIV,
    		ADIVU,
    		AMUL,
    		AMULU,
    		AREM,
    		AREMU,
    		ADIVV,
    		ADIVVU,
    		AMULV,
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 19:28:53 UTC 2023
    - 30.6K bytes
    - Viewed (0)
  9. src/cmd/internal/obj/ppc64/a.out.go

    	AMOVMW
    	ALBAR
    	ALHAR
    	ALSW
    	ALWAR
    	ALWSYNC
    	AMOVDBR
    	AMOVWBR
    	AMOVB
    	AMOVBU
    	AMOVBZ
    	AMOVBZU
    	AMOVH
    	AMOVHBR
    	AMOVHU
    	AMOVHZ
    	AMOVHZU
    	AMOVW
    	AMOVWU
    	AMOVFL
    	AMOVCRFS
    	AMTFSB0
    	AMTFSB0CC
    	AMTFSB1
    	AMTFSB1CC
    	AMULHW
    	AMULHWCC
    	AMULHWU
    	AMULHWUCC
    	AMULLW
    	AMULLWCC
    	AMULLWVCC
    	AMULLWV
    	ANAND
    	ANANDCC
    	ANEG
    	ANEGCC
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 16K bytes
    - Viewed (0)
  10. src/cmd/internal/obj/ppc64/asm9.go

    	{as: AFMOVSZ, a1: C_XOREG, a6: C_FREG, type_: 45, size: 4},
    
    	{as: AMOVFL, a1: C_CREG, a6: C_CREG, type_: 67, size: 4},
    	{as: AMOVFL, a1: C_FPSCR, a6: C_CREG, type_: 73, size: 4},
    	{as: AMOVFL, a1: C_FPSCR, a6: C_FREG, type_: 53, size: 4},
    	{as: AMOVFL, a1: C_FREG, a3: C_32CON, a6: C_FPSCR, type_: 64, size: 4},
    	{as: AMOVFL, a1: C_FREG, a6: C_FPSCR, type_: 64, size: 4},
    	{as: AMOVFL, a1: C_32CON, a6: C_FPSCR, type_: 65, size: 4},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 13:55:28 UTC 2024
    - 156.1K bytes
    - Viewed (0)
Back to top