Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for ADDW (0.06 sec)

  1. src/cmd/asm/internal/asm/testdata/s390x.s

    	ADDC	$1, R1, R2            // ec21000100db
    	ADDC	$-1, R1, R2           // ec21ffff00db
    	ADDC	R1, R2, R3            // b9ea1032
    	ADDW	R1, R2                // 1a21
    	ADDW	R1, R2, R3            // b9f81032
    	ADDW	$8192, R1             // a71a2000
    	ADDW	$8192, R1, R2         // ec21200000d8
    	ADDE	R1, R2                // b9880021
    	SUB	R3, R4                // b9090043
    	SUB	R3, R4, R5            // b9e93054
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Sep 18 15:49:24 UTC 2024
    - 22.1K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/amd64error.s

    	ADDL 3395469782(AX), AX         // ERROR "offset too large"
    	ADDW 3395469782(AX), AX         // ERROR "offset too large"
    	LEAQ 433954697820(AX), AX       // ERROR "offset too large"
    	ADDQ 433954697820(AX), AX       // ERROR "offset too large"
    	ADDL 433954697820(AX), AX       // ERROR "offset too large"
    	ADDW 433954697820(AX), AX       // ERROR "offset too large"
    	// Pseudo-registers should not be used as scaled index.
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Jun 14 00:03:57 UTC 2023
    - 8.9K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/arm64.s

    #include "../../../../../runtime/textflag.h"
    
    TEXT	foo(SB), DUPOK|NOSPLIT, $-8
    
    // arithmetic operations
    	ADDW	$1, R2, R3
    	ADDW	R1, R2, R3
    	ADDW	R1, ZR, R3
    	ADD	$1, R2, R3
    	ADD	R1, R2, R3
    	ADD	R1, ZR, R3
    	ADD	$1, R2, R3
    	ADDW	$1, R2
    	ADDW	R1, R2
    	ADD	$1, R2
    	ADD	R1, R2
    	ADD	R1>>11, R2
    	ADD	R1<<22, R2
    	ADD	R1->33, R2
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Jul 24 18:45:14 UTC 2024
    - 95.2K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/riscv64.s

    	SRLIW	$1, X5, X6				// 1bd31200
    	SRAIW	$1, X5, X6				// 1bd31240
    	ADDW	X5, X6, X7				// bb035300
    	SLLW	X5, X6, X7				// bb135300
    	SRLW	X5, X6, X7				// bb535300
    	SUBW	X5, X6, X7				// bb035340
    	SRAW	X5, X6, X7				// bb535340
    	ADDIW	$1, X6					// 1b031300
    	SLLIW	$1, X6					// 1b131300
    	SRLIW	$1, X6					// 1b531300
    	SRAIW	$1, X6					// 1b531340
    	ADDW	X5, X7					// bb835300
    	SLLW	X5, X7					// bb935300
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Oct 25 12:05:29 UTC 2024
    - 16.8K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	ADCSW R9, R21, R6                          // a602093a
    	ADCS R23, R22, R22                         // d60217ba
    	ADDW R5.UXTH, R8, R9                       // 0921250b
    	ADD R8.SXTB<<3, R23, R14                   // ee8e288b
    	ADDW $3076, R17, R3                        // 23123011
    	ADDW $(3076<<12), R17, R3                  // ADDW $12599296, R17, R3           // 23127011
    	ADD $2280, R25, R11                        // 2ba32391
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	ADDW $7, (R11)                          // 6641830307
    	ADDW $7, DX                             // 6683c207
    	ADDW $7, R11                            // 664183c307
    	ADDW DX, (BX)                           // 660113
    	ADDW R11, (BX)                          // 6644011b
    	ADDW DX, (R11)                          // 66410113
    	ADDW R11, (R11)                         // 6645011b
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Oct 08 21:38:44 UTC 2021
    - 581.9K bytes
    - Viewed (1)
  7. src/cmd/asm/internal/asm/testdata/arm64error.s

    	NEGSW	R7<<33, R5                                       // ERROR "shift amount out of range 0 to 31"
    	ADD	R7@>2, R5, R16                                   // ERROR "unsupported shift operator"
    	ADDW	R7@>2, R5, R16                                   // ERROR "unsupported shift operator"
    	ADDS	R7@>2, R5, R16                                   // ERROR "unsupported shift operator"
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Dec 08 03:28:17 UTC 2023
    - 37.8K bytes
    - Viewed (0)
Back to top