Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 167 for bx (0.04 sec)

  1. src/internal/runtime/atomic/atomic_amd64.s

    TEXT ·StorepNoWB(SB), NOSPLIT, $0-16
    	MOVQ	ptr+0(FP), BX
    	MOVQ	val+8(FP), AX
    	XCHGQ	AX, 0(BX)
    	RET
    
    TEXT ·Store(SB), NOSPLIT, $0-12
    	MOVQ	ptr+0(FP), BX
    	MOVL	val+8(FP), AX
    	XCHGL	AX, 0(BX)
    	RET
    
    TEXT ·Store8(SB), NOSPLIT, $0-9
    	MOVQ	ptr+0(FP), BX
    	MOVB	val+8(FP), AX
    	XCHGB	AX, 0(BX)
    	RET
    
    TEXT ·Store64(SB), NOSPLIT, $0-16
    	MOVQ	ptr+0(FP), BX
    	MOVQ	val+8(FP), AX
    	XCHGQ	AX, 0(BX)
    	RET
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 5.2K bytes
    - Viewed (0)
  2. src/crypto/md5/md5block_amd64.s

    	MOVL	c, R9; \
    	ADDL	b, a
    
    	ROUND1(AX,BX,CX,DX, 1,0xd76aa478, 7);
    	ROUND1(DX,AX,BX,CX, 2,0xe8c7b756,12);
    	ROUND1(CX,DX,AX,BX, 3,0x242070db,17);
    	ROUND1(BX,CX,DX,AX, 4,0xc1bdceee,22);
    	ROUND1(AX,BX,CX,DX, 5,0xf57c0faf, 7);
    	ROUND1(DX,AX,BX,CX, 6,0x4787c62a,12);
    	ROUND1(CX,DX,AX,BX, 7,0xa8304613,17);
    	ROUND1(BX,CX,DX,AX, 8,0xfd469501,22);
    	ROUND1(AX,BX,CX,DX, 9,0x698098d8, 7);
    	ROUND1(DX,AX,BX,CX,10,0x8b44f7af,12);
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 4.8K bytes
    - Viewed (0)
  3. src/crypto/internal/edwards25519/field/fe_amd64.s

    	MULQ   16(BX)
    	ADDQ   AX, DI
    	ADCQ   DX, SI
    
    	// r0 += 19×a4×b1
    	MOVQ   32(CX), AX
    	IMUL3Q $0x13, AX, AX
    	MULQ   8(BX)
    	ADDQ   AX, DI
    	ADCQ   DX, SI
    
    	// r1 = a0×b1
    	MOVQ (CX), AX
    	MULQ 8(BX)
    	MOVQ AX, R9
    	MOVQ DX, R8
    
    	// r1 += a1×b0
    	MOVQ 8(CX), AX
    	MULQ (BX)
    	ADDQ AX, R9
    	ADCQ DX, R8
    
    	// r1 += 19×a2×b4
    	MOVQ   16(CX), AX
    	IMUL3Q $0x13, AX, AX
    	MULQ   32(BX)
    	ADDQ   AX, R9
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 5.7K bytes
    - Viewed (0)
  4. src/crypto/sha1/sha1block_386.s

    	ROUND1(BX, CX, DX, BP, AX, 4)
    	ROUND1(AX, BX, CX, DX, BP, 5)
    	ROUND1(BP, AX, BX, CX, DX, 6)
    	ROUND1(DX, BP, AX, BX, CX, 7)
    	ROUND1(CX, DX, BP, AX, BX, 8)
    	ROUND1(BX, CX, DX, BP, AX, 9)
    	ROUND1(AX, BX, CX, DX, BP, 10)
    	ROUND1(BP, AX, BX, CX, DX, 11)
    	ROUND1(DX, BP, AX, BX, CX, 12)
    	ROUND1(CX, DX, BP, AX, BX, 13)
    	ROUND1(BX, CX, DX, BP, AX, 14)
    	ROUND1(AX, BX, CX, DX, BP, 15)
    
    	ROUND1x(BP, AX, BX, CX, DX, 16)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 6K bytes
    - Viewed (0)
  5. src/runtime/memclr_plan9_386.s

    	MOVL	ptr+0(FP), DI
    	MOVL	n+4(FP), BX
    	XORL	AX, AX
    
    tail:
    	TESTL	BX, BX
    	JEQ	_0
    	CMPL	BX, $2
    	JBE	_1or2
    	CMPL	BX, $4
    	JB	_3
    	JE	_4
    	CMPL	BX, $8
    	JBE	_5through8
    	CMPL	BX, $16
    	JBE	_9through16
    	MOVL	BX, CX
    	SHRL	$2, CX
    	REP
    	STOSL
    	ANDL	$3, BX
    	JNE	tail
    	RET
    
    _1or2:
    	MOVB	AX, (DI)
    	MOVB	AX, -1(DI)(BX*1)
    	RET
    _0:
    	RET
    _3:
    	MOVW	AX, (DI)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jan 29 19:11:07 UTC 2021
    - 983 bytes
    - Viewed (0)
  6. src/cmd/internal/notsha256/sha256block_386.s

    	RORL	$19, CX; \
    	SHRL	$10, DX; \
    	MOVL	((index-15)*4)(BP), BX; \
    	XORL	CX, AX; \
    	MOVL	BX, CX; \
    	XORL	DX, AX; \
    	RORL	$7, BX; \
    	MOVL	CX, DX; \
    	SHRL	$3, DX; \
    	RORL	$18, CX; \
    	ADDL	((index-7)*4)(BP), AX; \
    	XORL	CX, BX; \
    	XORL	DX, BX; \
    	ADDL	((index-16)*4)(BP), BX; \
    	ADDL	BX, AX; \
    	MOVL	AX, ((index)*4)(BP)
    
    // Calculate T1 in AX - uses AX, BX, CX and DX registers.
    // Wt is passed in AX.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 8.2K bytes
    - Viewed (0)
  7. src/internal/runtime/atomic/atomic_386.s

    TEXT ·Or8(SB), NOSPLIT, $0-5
    	MOVL	ptr+0(FP), AX
    	MOVB	val+4(FP), BX
    	LOCK
    	ORB	BX, (AX)
    	RET
    
    // void	·And8(byte volatile*, byte);
    TEXT ·And8(SB), NOSPLIT, $0-5
    	MOVL	ptr+0(FP), AX
    	MOVB	val+4(FP), BX
    	LOCK
    	ANDB	BX, (AX)
    	RET
    
    TEXT ·Store8(SB), NOSPLIT, $0-5
    	MOVL	ptr+0(FP), BX
    	MOVB	val+4(FP), AX
    	XCHGB	AX, 0(BX)
    	RET
    
    // func Or(addr *uint32, v uint32)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 6.5K bytes
    - Viewed (0)
  8. src/runtime/memmove_amd64.s

    	VMOVDQA	Y3, 0x60(DI)
    	ADDQ	AX, DI
    	SUBQ	AX, BX
    	JA	gobble_128_loop
    	// Now we can store unaligned parts.
    	ADDQ	AX, BX
    	ADDQ	DI, BX
    	VMOVDQU	Y4, (R10)
    	VZEROUPPER
    	MOVOU	X5, -0x80(BX)
    	MOVOU	X6, -0x70(BX)
    	MOVOU	X7, -0x60(BX)
    	MOVOU	X8, -0x50(BX)
    	MOVOU	X9, -0x40(BX)
    	MOVOU	X10, -0x30(BX)
    	MOVOU	X11, -0x20(BX)
    	MOVOU	X12, -0x10(BX)
    	RET
    
    gobble_big_data_fwd:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sun Apr 10 15:52:08 UTC 2022
    - 12.5K bytes
    - Viewed (0)
  9. src/crypto/internal/bigmod/nat_386.s

    	MOVL y+8(FP), BP
    	LEAL (DI)(BX*4), DI
    	LEAL (SI)(BX*4), SI
    	NEGL BX			// i = -n
    	MOVL $0, CX		// c = 0
    	JMP E6
    
    L6:	MOVL (SI)(BX*4), AX
    	MULL BP
    	ADDL CX, AX
    	ADCL $0, DX
    	ADDL AX, (DI)(BX*4)
    	ADCL $0, DX
    	MOVL DX, CX
    	ADDL $1, BX		// i++
    
    E6:	CMPL BX, $0		// i < 0
    	JL L6
    
    	MOVL CX, c+12(FP)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 22:37:58 UTC 2023
    - 936 bytes
    - Viewed (0)
  10. src/math/big/arith_amd64.s

    	MOVQ AX, (2*8)(R10)(BX*8)
    	MOVQ DX, CX
    	MOVQ (3*8)(R8)(BX*8), AX
    	MULQ R9
    	ADDQ CX, AX
    	ADCQ $0, DX
    	MOVQ AX, (3*8)(R10)(BX*8)
    	MOVQ DX, CX
    	ADDQ $4, BX		// i += 4
    
    	LEAQ 4(BX), DX
    	CMPQ DX, R11
    	JLE U5
    	JMP E5
    
    L5:	MOVQ (R8)(BX*8), AX
    	MULQ R9
    	ADDQ CX, AX
    	ADCQ $0, DX
    	MOVQ AX, (R10)(BX*8)
    	MOVQ DX, CX
    	ADDQ $1, BX		// i++
    
    E5:	CMPQ BX, R11		// i < n
    	JL L5
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 9.1K bytes
    - Viewed (0)
Back to top