- Sort Score
- Result 10 results
- Languages All
Results 11 - 20 of 31 for F2 (0.04 sec)
-
src/archive/tar/format.go
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Fri Oct 13 18:36:46 UTC 2023 - 11.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
MOVD 0x44332211(R1), R2 // MOVD 1144201745(R1), R2 FMOVS 0x1000000(R1), F2 // FMOVS 16777216(R1), F2 FMOVS 0x44332211(R1), F2 // FMOVS 1144201745(R1), F2 FMOVD 0x1000000(R1), F2 // FMOVD 16777216(R1), F2 FMOVD 0x44332211(R1), F2 // FMOVD 1144201745(R1), F2 FMOVQ 0x1000000(R1), F2 // FMOVQ 16777216(R1), F2 FMOVQ 0x44332211(R1), F2 // FMOVQ 1144201745(R1), F2 // shifted or extended register offset.
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Mon Nov 10 17:34:13 UTC 2025 - 96.1K bytes - Viewed (0) -
cmd/admin-router.go
return } } // Apply http tracing "middleware" based on presence of flag. var f2 http.HandlerFunc if handlerFlags.Has(traceAllFlag) { f2 = httpTraceAll(f) } else { f2 = httpTraceHdrs(f) } // call the final handler f2(w, r) } // Enable compression of responses based on presence of flag. if !handlerFlags.Has(noGZFlag) {
Registered: Sun Dec 28 19:28:13 UTC 2025 - Last Modified: Fri Oct 10 18:57:03 UTC 2025 - 26.7K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc1.s
FTINTRMWF F0, F2 // 02041a01 FTINTRMWD F0, F2 // 02081a01 FTINTRMVF F0, F2 // 02241a01 FTINTRMVD F0, F2 // 02281a01 FTINTRPWF F0, F2 // 02441a01 FTINTRPWD F0, F2 // 02481a01 FTINTRPVF F0, F2 // 02641a01 FTINTRPVD F0, F2 // 02681a01 FTINTRZWF F0, F2 // 02841a01 FTINTRZWD F0, F2 // 02881a01 FTINTRZVF F0, F2 // 02a41a01 FTINTRZVD F0, F2 // 02a81a01 FTINTRNEWF F0, F2 // 02c41a01
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Nov 27 00:46:52 UTC 2025 - 44.5K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
FIEBR $0, F0, F1 // b3570010 FIDBR $7, F2, F3 // b35f7032 FMADD F1, F1, F1 // b31e1011 FMADDS F1, F2, F3 // b30e3012 FMSUB F4, F5, F5 // b31f5045 FMSUBS F6, F6, F7 // b30f7066 LCDBR F0, F2 // b3130020 LPDFR F1, F2 // b3700021 LNDFR F3, F4 // b3710043 CPSDR F5, F6, F7 // b3725076
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Wed Jul 30 19:29:15 UTC 2025 - 22.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/riscv64.s
FCVTSLU X5, F0 // 538032d0 FSGNJS F1, F0, F2 // 53011020 FSGNJNS F1, F0, F2 // 53111020 FSGNJXS F1, F0, F2 // 53211020 FMVXS F0, X5 // d30200e0 FMVSX X5, F0 // 538002f0 FMVXW F0, X5 // d30200e0 FMVWX X5, F0 // 538002f0 FMADDS F1, F2, F3, F4 // 43822018 FMSUBS F1, F2, F3, F4 // 47822018 FNMSUBS F1, F2, F3, F4 // 4b822018 FNMADDS F1, F2, F3, F4 // 4f822018
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Nov 13 12:17:37 UTC 2025 - 73.7K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64enc.s
//TODO VFMOV R7, V25.D[1] // f900af9e FMOVD F2, R15 // 4f00669e FMOVD R3, F11 // 6b00679e FMOVS F20, R29 // 9d02261e FMOVS R8, F15 // 0f01271e FMOVD F2, F9 // 4940601e FMOVS F4, F27 // 9b40201e
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Mon Jul 24 01:11:41 UTC 2023 - 43.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Tue Oct 14 19:00:00 UTC 2025 - 38.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/ppc64_p10.s
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Thu Mar 23 20:52:57 UTC 2023 - 14.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm.s
// LTYPEI cond freg ',' freg // { // outcode($1, $2, &$3, 0, &$5); // } ABSF F1, F2 // LTYPEK cond frcon ',' freg // { // outcode($1, $2, &$3, 0, &$5); // } ADDD F1, F2 MOVF $0.5, F2 // MOVF $(0.5), F2 // LTYPEK cond frcon ',' LFREG ',' freg // { // outcode($1, $2, &$3, $5, &$7); // } ADDD F1, F2, F3 // LTYPEL cond freg ',' freg // {
Registered: Tue Dec 30 11:13:12 UTC 2025 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 69K bytes - Viewed (0)