- Sort Score
- Result 10 results
- Languages All
Results 91 - 100 of 257 for Shift4 (0.12 sec)
-
src/crypto/md5/md5block_arm64.s
MOVW R5, R13 MOVW R6, R14 MOVW R7, R15 MOVW (0*4)(R1), R8 MOVW R7, R9 #define ROUND1(a, b, c, d, index, const, shift) \ ADDW $const, a; \ ADDW R8, a; \ MOVW (index*4)(R1), R8; \ EORW c, R9; \ ANDW b, R9; \ EORW d, R9; \ ADDW R9, a; \ RORW $(32-shift), a; \ MOVW c, R9; \ ADDW b, a ROUND1(R4,R5,R6,R7, 1,0xd76aa478, 7); ROUND1(R7,R4,R5,R6, 2,0xe8c7b756,12);
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Mar 04 17:29:44 UTC 2024 - 4.1K bytes - Viewed (0) -
src/syscall/mksyscall.pl
if($ARGV[0] eq "-b32") { $_32bit = "big-endian"; shift; } elsif($ARGV[0] eq "-l32") { $_32bit = "little-endian"; shift; } if($ARGV[0] eq "-plan9") { $plan9 = 1; shift; } if($ARGV[0] eq "-darwin") { $darwin = 1; $libc = 1; shift; } if($ARGV[0] eq "-openbsd") { $openbsd = 1; shift; } if($ARGV[0] eq "-netbsd") { $netbsd = 1; shift; } if($ARGV[0] eq "-dragonfly") { $dragonfly = 1;
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri May 24 17:15:02 UTC 2024 - 10.3K bytes - Viewed (0) -
src/runtime/slice.go
case isPowerOfTwo(et.Size_): var shift uintptr if goarch.PtrSize == 8 { // Mask shift for better code generation. shift = uintptr(sys.TrailingZeros64(uint64(et.Size_))) & 63 } else { shift = uintptr(sys.TrailingZeros32(uint32(et.Size_))) & 31 } lenmem = uintptr(oldLen) << shift newlenmem = uintptr(newLen) << shift capmem = roundupsize(uintptr(newcap)<<shift, noscan)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 29 16:25:21 UTC 2024 - 12.2K bytes - Viewed (0) -
src/crypto/md5/md5block_ppc64x.s
#define ROUND1(a, b, c, d, index, const, shift) \ ADD $const, index, R9; \ ADD R9, a; \ AND b, c, R9; \ ANDN b, d, R31; \ OR R9, R31, R9; \ ADD R9, a; \ ROTLW $shift, a; \ ADD b, a; #define ROUND2(a, b, c, d, index, const, shift) \ ADD $const, index, R9; \ ADD R9, a; \ AND b, d, R31; \ ANDN d, c, R9; \ OR R9, R31; \ ADD R31, a; \ ROTLW $shift, a; \ ADD b, a;
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 20 18:05:32 UTC 2024 - 5.3K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/RISCV64Ops.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Mar 07 14:57:07 UTC 2024 - 30.7K bytes - Viewed (0) -
guava/src/com/google/common/math/BigIntegerMath.java
sqrt0 = sqrtApproxWithDoubles(x); } else { int shift = (log2 - DoubleUtils.SIGNIFICAND_BITS) & ~1; // even! /* * We have that x / 2^shift < 2^54. Our initial approximation to sqrtFloor(x) will be * 2^(shift/2) * sqrtApproxWithDoubles(x / 2^shift). */ sqrt0 = sqrtApproxWithDoubles(x.shiftRight(shift)).shiftLeft(shift >> 1); }
Registered: Wed Jun 12 16:38:11 UTC 2024 - Last Modified: Wed Feb 07 17:50:39 UTC 2024 - 18.9K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/AMD64.rules
(Max(64|32)F <t> x y) => (Neg(64|32)F <t> (Min(64|32)F <t> (Neg(64|32)F <t> x) (Neg(64|32)F <t> y))) (CvtBoolToUint8 ...) => (Copy ...) // Lowering shifts // Unsigned shifts need to return 0 if shift amount is >= width of shifted value. // result = (arg << shift) & (shift >= argbits ? 0 : 0xffffffffffffffff) (Lsh64x(64|32|16|8) <t> x y) && !shiftIsBounded(v) => (ANDQ (SHLQ <t> x y) (SBBQcarrymask <t> (CMP(Q|L|W|B)const y [64])))
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Mar 12 19:38:41 UTC 2024 - 93.9K bytes - Viewed (0) -
android/guava/src/com/google/common/math/BigIntegerMath.java
sqrt0 = sqrtApproxWithDoubles(x); } else { int shift = (log2 - DoubleUtils.SIGNIFICAND_BITS) & ~1; // even! /* * We have that x / 2^shift < 2^54. Our initial approximation to sqrtFloor(x) will be * 2^(shift/2) * sqrtApproxWithDoubles(x / 2^shift). */ sqrt0 = sqrtApproxWithDoubles(x.shiftRight(shift)).shiftLeft(shift >> 1); }
Registered: Wed Jun 12 16:38:11 UTC 2024 - Last Modified: Wed Feb 07 17:50:39 UTC 2024 - 18.9K bytes - Viewed (0) -
src/strconv/ftoa.go
if mant == 0 { exp = 0 } // Shift digits so leading 1 (if any) is at bit 1<<60. mant <<= 60 - flt.mantbits for mant != 0 && mant&(1<<60) == 0 { mant <<= 1 exp-- } // Round if requested. if prec >= 0 && prec < 15 { shift := uint(prec * 4) extra := (mant << shift) & (1<<60 - 1) mant >>= 60 - shift if extra|(mant&1) > 1<<59 { mant++ }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Apr 04 14:21:28 UTC 2024 - 13.9K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/RISCV64.rules
(SRLI <t> [x] (MOVWUreg y)) && x >= 0 && x <= 31 => (SRLIW <t> [int64(x)] y) // Replace right shifts that exceed size of signed type. (SRAI <t> [x] (MOVBreg y)) && x >= 8 => (SRAI [63] (SLLI <t> [56] y)) (SRAI <t> [x] (MOVHreg y)) && x >= 16 => (SRAI [63] (SLLI <t> [48] y)) (SRAI <t> [x] (MOVWreg y)) && x >= 32 => (SRAIW [31] y) // Eliminate right shifts that exceed size of unsigned type. (SRLI <t> [x] (MOVBUreg y)) && x >= 8 => (MOVDconst <t> [0])
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Mar 07 14:57:07 UTC 2024 - 40.3K bytes - Viewed (0)