Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 11 for v2 (1.72 sec)

  1. src/cmd/asm/internal/asm/testdata/s390x.s

    	VAG	V3, V4, V4              // e743400030f3
    	VAQ	V3, V4, V4              // e743400040f3
    	VAB	V1, V2                  // e721200000f3
    	VAH	V1, V2                  // e721200010f3
    	VAF	V1, V2                  // e721200020f3
    	VAG	V1, V2                  // e721200030f3
    	VAQ	V1, V2                  // e721200040f3
    	VSB	V3, V4, V4              // e744300000f7
    	VSH	V3, V4, V4              // e744300010f7
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Nov 22 03:55:32 GMT 2023
    - 21.6K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/ppc64.s

    	VADDUHM V1, V2, V3              // 10611040
    	VADDUWM V1, V2, V3              // 10611080
    	VADDUDM V1, V2, V3              // 106110c0
    	VADDUQM V1, V2, V3              // 10611100
    	VADDCUQ V1, V2, V3              // 10611140
    	VADDCUW V1, V2, V3              // 10611180
    	VADDUBS V1, V2, V3              // 10611200
    	VADDUHS V1, V2, V3              // 10611240
    	VADDUWS V1, V2, V3              // 10611280
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Apr 24 15:53:25 GMT 2024
    - 49K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/arm64.s

    	VUSHR	$2, V1.B8, V2.B8                // 22040e2f
    	VUSHR	$2, V1.B16, V2.B16              // 22040e6f
    	VSHL	$56, V1.D2, V2.D2               // 2254784f
    	VSHL	$24, V1.S4, V2.S4               // 2254384f
    	VSHL	$24, V1.S2, V2.S2               // 2254380f
    	VSHL	$8, V1.H4, V2.H4                // 2254180f
    	VSHL	$8, V1.H8, V2.H8                // 2254184f
    	VSHL	$2, V1.B8, V2.B8                // 22540a0f
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 94.9K bytes
    - Viewed (0)
  4. src/cmd/cgo/doc.go

    constant. It can do this by reading object files. If cgo has decided
    that t1 is a type, v2 and v3 are variables or functions, and i4, i5
    are integer constants, u6 is an unsigned integer constant, and f7 and f8
    are float constants, and s9 and s10 are string constants, it generates:
    
    	<preamble>
    	__typeof__(t1) *__cgo__1;
    	__typeof__(v2) *__cgo__2;
    	__typeof__(v3) *__cgo__3;
    	__typeof__(i4) *__cgo__4;
    Go
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Sun Mar 31 09:02:45 GMT 2024
    - 42.1K bytes
    - Viewed (0)
  5. .github/ISSUE_TEMPLATE/11-language-change.yml

    name: Language Change Proposals
    description: Changes to the language
    labels: ["Proposal", "v2", "LanguageChange"]
    title: "proposal: Go 2: proposal title"
    
    
    body:
      - type: markdown
        attributes:
          value: |
           ## Our process for evaluating language changes can be found [here](https://go.googlesource.com/proposal/+/refs/heads/master#language-changes)
    
      - type: dropdown
        id: author-go-experience
        attributes:
    Others
    - Registered: Tue May 07 11:14:38 GMT 2024
    - Last Modified: Wed Nov 22 20:49:24 GMT 2023
    - 4.7K bytes
    - Viewed (0)
  6. api/go1.22.txt

    pkg math/rand/v2, func Uint32() uint32 #61716
    pkg math/rand/v2, func Uint32N(uint32) uint32 #61716
    pkg math/rand/v2, func Uint64() uint64 #61716
    pkg math/rand/v2, func Uint64N(uint64) uint64 #61716
    pkg math/rand/v2, func UintN(uint) uint #61716
    pkg math/rand/v2, method (*ChaCha8) MarshalBinary() ([]uint8, error) #61716
    pkg math/rand/v2, method (*ChaCha8) Seed([32]uint8) #61716
    pkg math/rand/v2, method (*ChaCha8) Uint64() uint64 #61716
    Plain Text
    - Registered: Tue May 07 11:14:38 GMT 2024
    - Last Modified: Wed Jan 24 20:54:27 GMT 2024
    - 7.7K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/arm64error.s

    	VPMULL2	V1.H4, V2.H4, V3.Q1                              // ERROR "operand mismatch"
    	VPMULL2	V1.D1, V2.D1, V3.Q1                              // ERROR "operand mismatch"
    	VPMULL2	V1.B8, V2.B8, V3.H8                              // ERROR "operand mismatch"
    	VEXT	$8, V1.B16, V2.B8, V2.B16                        // ERROR "invalid arrangement"
    	VEXT	$8, V1.H8, V2.H8, V2.H8                          // ERROR "invalid arrangement"
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 37.8K bytes
    - Viewed (0)
  8. doc/go1.17_spec.html

    immediately, yielding the element type's <a href="#The_zero_value">zero value</a>
    after any previously sent values have been received.
    </p>
    
    <pre>
    v1 := &lt;-ch
    v2 = &lt;-ch
    f(&lt;-ch)
    &lt;-strobe  // wait until clock pulse and discard received value
    </pre>
    
    <p>
    A receive expression used in an <a href="#Assignments">assignment</a> or initialization of the special form
    HTML
    - Registered: Tue May 07 11:14:38 GMT 2024
    - Last Modified: Thu Apr 11 20:22:45 GMT 2024
    - 211.6K bytes
    - Viewed (0)
  9. doc/asm.html

    </p>
    
    <p>
    If a vector instruction takes a length or an index as an argument then it will be the
    first argument.
    For example, <code>VLEIF</code> <code>$1,</code> <code>$16,</code> <code>V2</code> will load
    the value sixteen into index one of <code>V2</code>.
    Care should be taken when using vector instructions to ensure that they are available at
    runtime.
    To use vector instructions a machine must have both the vector facility (bit 129 in the
    HTML
    - Registered: Tue May 07 11:14:38 GMT 2024
    - Last Modified: Tue Nov 28 19:15:27 GMT 2023
    - 36.3K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/parse.go

    	}
    }
    
    // registerList parses an ARM or ARM64 register list expression, a list of
    // registers in []. There may be comma-separated ranges or individual
    // registers, as in [R1,R3-R5] or [V1.S4, V2.S4, V3.S4, V4.S4].
    // For ARM, only R0 through R15 may appear.
    // For ARM64, V0 through V31 with arrangement may appear.
    //
    // For 386/AMD64 register list specifies 4VNNIW-style multi-source operand.
    Go
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Feb 21 14:34:57 GMT 2024
    - 36.9K bytes
    - Viewed (0)
Back to top