Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 16 for mfvsrld (1.1 sec)

  1. src/cmd/internal/obj/ppc64/anames.go

    	"STXVW4X",
    	"STXVH8X",
    	"STXVB16X",
    	"STXVX",
    	"LXSDX",
    	"STXSDX",
    	"LXSIWAX",
    	"LXSIWZX",
    	"STXSIWX",
    	"MFVSRD",
    	"MFFPRD",
    	"MFVRD",
    	"MFVSRWZ",
    	"MFVSRLD",
    	"MTVSRD",
    	"MTFPRD",
    	"MTVRD",
    	"MTVSRWA",
    	"MTVSRWZ",
    	"MTVSRDD",
    	"MTVSRWS",
    	"XXLAND",
    	"XXLANDC",
    	"XXLEQV",
    	"XXLNAND",
    	"XXLOR",
    	"XXLORC",
    	"XXLNOR",
    	"XXLORQ",
    	"XXLXOR",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  2. src/internal/bytealg/index_ppc64x.s

    	VSEL     V14, V13, V31, V7  // final merge
    	VCLZD    V7, V18            // Find first index for each half
    	MFVSRD   V18, R25           // Isolate value
    	CMP      R25, $64           // If < 64, found
    	BLT      foundR25           // Return found index
    	VSLDOI   $8, V18, V18, V18  // Move for MFVSRD
    	MFVSRD   V18, R25           // Isolate other value
    	CMP      R25, $64           // If < 64, found
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 16:47:45 UTC 2023
    - 31.6K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/ppc64.s

    	STXSIWX VS1, (R3)               // 7c201918
    	MFVSRD VS1, R3                  // 7c230066
    	MTFPRD R3, F0                   // 7c030166
    	MFVRD V0, R3                    // 7c030067
    	MFVSRLD VS63,R4                 // 7fe40267
    	MFVSRLD V31,R4                  // 7fe40267
    	MFVSRWZ VS33,R4                 // 7c2400e7
    	MFVSRWZ V1,R4                   // 7c2400e7
    	MTVSRD R3, VS1                  // 7c230166
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
  4. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	LXSIWAX:        "lxsiwax",
    	LXSIWZX:        "lxsiwzx",
    	LXSSPX:         "lxsspx",
    	MFBHRBE:        "mfbhrbe",
    	MFVSRD:         "mfvsrd",
    	MFVSRWZ:        "mfvsrwz",
    	MSGCLR:         "msgclr",
    	MSGCLRP:        "msgclrp",
    	MSGSND:         "msgsnd",
    	MSGSNDP:        "msgsndp",
    	MTVSRD:         "mtvsrd",
    	MTVSRWA:        "mtvsrwa",
    	MTVSRWZ:        "mtvsrwz",
    	RFEBB:          "rfebb",
    	STQCXCC:        "stqcx.",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/ppc64/asm9.go

    			opset(ALXSIWZX, r0)
    
    		case ASTXSIWX: /* stxsiwx */
    			opset(ASTXSIWX, r0)
    
    		case AMFVSRD: /* mfvsrd, mfvsrwz (and extended mnemonics), mfvsrld */
    			opset(AMFFPRD, r0)
    			opset(AMFVRD, r0)
    			opset(AMFVSRWZ, r0)
    			opset(AMFVSRLD, r0)
    
    		case AMTVSRD: /* mtvsrd, mtvsrwa, mtvsrwz (and extended mnemonics), mtvsrdd, mtvsrws */
    			opset(AMTFPRD, r0)
    			opset(AMTVRD, r0)
    			opset(AMTVSRWA, r0)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 13:55:28 UTC 2024
    - 156.1K bytes
    - Viewed (0)
  6. src/internal/bytealg/count_ppc64x.s

    	VADDUDM	V0, V4, V4	// Accumulate the popcounts. They are 8x the count.
    	VADDUDM	V2, V5, V5	// The count will be fixed up afterwards.
    	ADD	$32, R3
    	BDNZ	cmploop
    
    	VADDUDM	V4, V5, V5
    	MFVSRD	V5, R18
    	VSLDOI	$8, V5, V5, V5
    	MFVSRD	V5, R21
    	ADD	R21, R18, R18
    	ANDCC	$31, R4, R4
    	// Skip the tail processing if no bytes remaining.
    	BEQ	tail_0
    
    #ifdef GOPPC64_power10
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 14 20:30:44 UTC 2023
    - 3.6K bytes
    - Viewed (0)
  7. src/internal/bytealg/compare_ppc64x.s

    	VPERM	V3,V3,SWAP,V3
    	VPERM	V4,V4,SWAP,V4
    #endif
    
    	MFVSRD	VS35,R16	// move upper doublewords of A and B into GPR for comparison
    	MFVSRD	VS36,R10
    
    	CMPU	R16,R10
    	BEQ	lower
    	SETB_CR0_NE(R3)
    	RET
    
    	PCALIGN $16
    lower:
    	VSLDOI	$8,V3,V3,V3	// move lower doublewords of A and B into GPR for comparison
    	MFVSRD	VS35,R16
    	VSLDOI	$8,V4,V4,V4
    	MFVSRD	VS36,R10
    
    	CMPU	R16,R10
    	SETB_CR0_NE(R3)
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 28 17:33:20 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  8. test/codegen/math.go

    func fnma(x, y, z float64) float64 {
    	// riscv64:"FNMADDD",-"FNMSUBD"
    	return math.FMA(x, -y, -z)
    }
    
    func fromFloat64(f64 float64) uint64 {
    	// amd64:"MOVQ\tX.*, [^X].*"
    	// arm64:"FMOVD\tF.*, R.*"
    	// ppc64x:"MFVSRD"
    	// mips64/hardfloat:"MOVV\tF.*, R.*"
    	return math.Float64bits(f64+1) + 1
    }
    
    func fromFloat32(f32 float32) uint32 {
    	// amd64:"MOVL\tX.*, [^X].*"
    	// arm64:"FMOVS\tF.*, R.*"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Apr 04 15:24:29 UTC 2024
    - 6.2K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (MOVDload [off] {sym} ptr (FMOVDstore [off] {sym} ptr x _)) => (MFVSRD x)
    (FMOVDload [off] {sym} ptr (MOVDstore [off] {sym} ptr x _)) => (MTVSRD x)
    
    (FMOVDstore [off] {sym} ptr (MTVSRD x) mem) => (MOVDstore [off] {sym} ptr x mem)
    (MOVDstore [off] {sym} ptr (MFVSRD x) mem) => (FMOVDstore [off] {sym} ptr x mem)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  10. src/cmd/internal/obj/ppc64/a.out.go

    	ALXVDSX
    	ASTXV
    	ASTXVL
    	ASTXVLL
    	ASTXVD2X
    	ASTXVW4X
    	ASTXVH8X
    	ASTXVB16X
    	ASTXVX
    	ALXSDX
    	ASTXSDX
    	ALXSIWAX
    	ALXSIWZX
    	ASTXSIWX
    	AMFVSRD
    	AMFFPRD
    	AMFVRD
    	AMFVSRWZ
    	AMFVSRLD
    	AMTVSRD
    	AMTFPRD
    	AMTVRD
    	AMTVSRWA
    	AMTVSRWZ
    	AMTVSRDD
    	AMTVSRWS
    	AXXLAND
    	AXXLANDC
    	AXXLEQV
    	AXXLNAND
    	AXXLOR
    	AXXLORC
    	AXXLNOR
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 16K bytes
    - Viewed (0)
Back to top