Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 10 for NORconst (0.54 sec)

  1. src/cmd/compile/internal/ssa/_gen/MIPS.rules

    (RotateLeft64 <t> x (MOVWconst [c])) => (Or64 (Lsh64x32 <t> x (MOVWconst [c&63])) (Rsh64Ux32 <t> x (MOVWconst [-c&63])))
    
    // unary ops
    (Neg(32|16|8) ...) => (NEG ...)
    (Neg(32|64)F ...) => (NEG(F|D) ...)
    
    (Com(32|16|8) x) => (NORconst [0] x)
    
    (Sqrt ...) => (SQRTD ...)
    (Sqrt32 ...) => (SQRTF ...)
    
    // TODO: optimize this case?
    (Ctz32NonZero ...) => (Ctz32 ...)
    
    // count trailing zero
    // 32 - CLZ(x&-x - 1)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 35.3K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/MIPS64.rules

    	(LoweredAtomicAnd32 (AND <typ.UInt32Ptr> (MOVVconst [^3]) ptr)
    		(OR <typ.UInt64> (SLLV <typ.UInt32> (ZeroExt8to32 val)
    			(SLLVconst <typ.UInt64> [3]
    				(ANDconst  <typ.UInt64> [3] ptr)))
    		(NORconst [0] <typ.UInt64> (SLLV <typ.UInt64>
    			(MOVVconst [0xff]) (SLLVconst <typ.UInt64> [3]
    				(ANDconst <typ.UInt64> [3] ptr))))) mem)
    
    // AtomicOr8(ptr,val)  =>  LoweredAtomicOr32(ptr&^3,uint32(val) << (((ptr^3) & 3) * 8))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 03:59:48 UTC 2023
    - 41.9K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/LOONG64.rules

    (AND x (MOVVconst [c])) && is32Bit(c) => (ANDconst [c] x)
    (OR  x (MOVVconst [c])) && is32Bit(c) => (ORconst  [c] x)
    (XOR x (MOVVconst [c])) && is32Bit(c) => (XORconst [c] x)
    (NOR x (MOVVconst [c])) && is32Bit(c) => (NORconst [c] x)
    
    (SLLV _ (MOVVconst [c])) && uint64(c)>=64 => (MOVVconst [0])
    (SRLV _ (MOVVconst [c])) && uint64(c)>=64 => (MOVVconst [0])
    (SRAV x (MOVVconst [c])) && uint64(c)>=64 => (SRAVconst x [63])
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:26:25 UTC 2023
    - 31.8K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/rewriteMIPS.go

    	v_0 := v.Args[0]
    	// match: (Com16 x)
    	// result: (NORconst [0] x)
    	for {
    		x := v_0
    		v.reset(OpMIPSNORconst)
    		v.AuxInt = int32ToAuxInt(0)
    		v.AddArg(x)
    		return true
    	}
    }
    func rewriteValueMIPS_OpCom32(v *Value) bool {
    	v_0 := v.Args[0]
    	// match: (Com32 x)
    	// result: (NORconst [0] x)
    	for {
    		x := v_0
    		v.reset(OpMIPSNORconst)
    		v.AuxInt = int32ToAuxInt(0)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 176.6K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/MIPSOps.go

    		{name: "XORconst", argLength: 1, reg: gp11, asm: "XOR", aux: "Int32", typ: "UInt32"}, // arg0 ^ auxInt
    		{name: "NOR", argLength: 2, reg: gp21, asm: "NOR", commutative: true},                // ^(arg0 | arg1)
    		{name: "NORconst", argLength: 1, reg: gp11, asm: "NOR", aux: "Int32"},                // ^(arg0 | auxInt)
    
    		{name: "NEG", argLength: 1, reg: gp11},                 // -arg0
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 24K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    		{name: "XORconst", argLength: 1, reg: gp11, asm: "XOR", aux: "Int64", typ: "UInt64"}, // arg0 ^ auxInt
    		{name: "NOR", argLength: 2, reg: gp21, asm: "NOR", commutative: true},                // ^(arg0 | arg1)
    		{name: "NORconst", argLength: 1, reg: gp11, asm: "NOR", aux: "Int64"},                // ^(arg0 | auxInt)
    
    		{name: "NEGV", argLength: 1, reg: gp11},                // -arg0
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/MIPS64Ops.go

    		{name: "XORconst", argLength: 1, reg: gp11, asm: "XOR", aux: "Int64", typ: "UInt64"}, // arg0 ^ auxInt
    		{name: "NOR", argLength: 2, reg: gp21, asm: "NOR", commutative: true},                // ^(arg0 | arg1)
    		{name: "NORconst", argLength: 1, reg: gp11, asm: "NOR", aux: "Int64"},                // ^(arg0 | auxInt)
    
    		{name: "NEGV", argLength: 1, reg: gp11},                // -arg0
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 03:36:31 UTC 2023
    - 25.5K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/rewriteMIPS64.go

    	// cond: !config.BigEndian
    	// result: (LoweredAtomicAnd32 (AND <typ.UInt32Ptr> (MOVVconst [^3]) ptr) (OR <typ.UInt64> (SLLV <typ.UInt32> (ZeroExt8to32 val) (SLLVconst <typ.UInt64> [3] (ANDconst <typ.UInt64> [3] ptr))) (NORconst [0] <typ.UInt64> (SLLV <typ.UInt64> (MOVVconst [0xff]) (SLLVconst <typ.UInt64> [3] (ANDconst <typ.UInt64> [3] ptr))))) mem)
    	for {
    		ptr := v_0
    		val := v_1
    		mem := v_2
    		if !(!config.BigEndian) {
    			break
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 03:59:48 UTC 2023
    - 211.6K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/rewriteLOONG64.go

    	}
    	return false
    }
    func rewriteValueLOONG64_OpLOONG64NOR(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	// match: (NOR x (MOVVconst [c]))
    	// cond: is32Bit(c)
    	// result: (NORconst [c] x)
    	for {
    		for _i0 := 0; _i0 <= 1; _i0, v_0, v_1 = _i0+1, v_1, v_0 {
    			x := v_0
    			if v_1.Op != OpLOONG64MOVVconst {
    				continue
    			}
    			c := auxIntToInt64(v_1.AuxInt)
    			if !(is32Bit(c)) {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:26:25 UTC 2023
    - 195.8K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/opGen.go

    			},
    			outputs: []outputInfo{
    				{0, 1071644664}, // R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R23 R24 R25 R26 R27 R28 R29 R31
    			},
    		},
    	},
    	{
    		name:    "NORconst",
    		auxType: auxInt64,
    		argLen:  1,
    		asm:     loong64.ANOR,
    		reg: regInfo{
    			inputs: []inputInfo{
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top