Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 42 for vcmpuq (0.09 sec)

  1. src/cmd/asm/internal/asm/testdata/ppc64_p10.s

    	VCLZDM V1, V2, V3                       // 10611784
    	VCMPEQUQ V1, V2, V3                     // 106111c7
    	VCMPEQUQCC V1, V2, V3                   // 106115c7
    	VCMPGTSQ V1, V2, V3                     // 10611387
    	VCMPGTSQCC V1, V2, V3                   // 10611787
    	VCMPGTUQ V1, V2, V3                     // 10611287
    	VCMPGTUQCC V1, V2, V3                   // 10611687
    	VCMPSQ V1, V2, CR2                      // 11011141
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 23 20:52:57 UTC 2023
    - 14.3K bytes
    - Viewed (0)
  2. src/internal/bytealg/compare_ppc64x.s

    	LXVLL	R6,R9,V4
    	VCMPUQ	V3,V4,CR0	// Compare as a 128b integer.
    	SETB_CR0(R6)
    	ISEL	CR0EQ,R3,R6,R3	// If equal, length determines the return value.
    	RET
    #else
    	CMP	R9,$8
    	BLT	cmp4
    	ANDCC	$7,R9,R9
    	_LDBEX	(R0)(R5),R10
    	_LDBEX	(R0)(R6),R11
    	_LDBEX	(R9)(R5),R12
    	_LDBEX	(R9)(R6),R14
    	CMPU	R10,R11,CR0
    	SETB_CR0(R5)
    	CMPU	R12,R14,CR1
    	SETB_CR1(R6)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 28 17:33:20 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/ppc64/asm9_gtables.go

    	"VDIVEUQ",
    	"VDIVEUD",
    	"VDIVESW",
    	"VDIVESQ",
    	"VDIVESD",
    	"VCTZDM",
    	"VCNTMBW",
    	"VCNTMBH",
    	"VCNTMBD",
    	"VCNTMBB",
    	"VCMPUQ",
    	"VCMPSQ",
    	"VCMPGTUQCC",
    	"VCMPGTUQ",
    	"VCMPGTSQCC",
    	"VCMPGTSQ",
    	"VCMPEQUQCC",
    	"VCMPEQUQ",
    	"VCLZDM",
    	"VCLRRB",
    	"VCLRLB",
    	"VCFUGED",
    	"STXVRWX",
    	"STXVRHX",
    	"STXVRDX",
    	"STXVRBX",
    	"STXVPX",
    	"STXVP",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 16 20:18:50 UTC 2022
    - 42.6K bytes
    - Viewed (0)
  4. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	VCLRLB:         "vclrlb",
    	VCLRRB:         "vclrrb",
    	VCLZDM:         "vclzdm",
    	VCMPEQUQ:       "vcmpequq",
    	VCMPEQUQCC:     "vcmpequq.",
    	VCMPGTSQ:       "vcmpgtsq",
    	VCMPGTSQCC:     "vcmpgtsq.",
    	VCMPGTUQ:       "vcmpgtuq",
    	VCMPGTUQCC:     "vcmpgtuq.",
    	VCMPSQ:         "vcmpsq",
    	VCMPUQ:         "vcmpuq",
    	VCNTMBB:        "vcntmbb",
    	VCNTMBD:        "vcntmbd",
    	VCNTMBH:        "vcntmbh",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/ppc64/anames.go

    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  6. src/cmd/internal/obj/x86/aenum.go

    	ACMOVWHI
    	ACMOVWLE
    	ACMOVWLS
    	ACMOVWLT
    	ACMOVWMI
    	ACMOVWNE
    	ACMOVWOC
    	ACMOVWOS
    	ACMOVWPC
    	ACMOVWPL
    	ACMOVWPS
    	ACMPB
    	ACMPL
    	ACMPPD
    	ACMPPS
    	ACMPQ
    	ACMPSB
    	ACMPSD
    	ACMPSL
    	ACMPSQ
    	ACMPSS
    	ACMPSW
    	ACMPW
    	ACMPXCHG16B
    	ACMPXCHG8B
    	ACMPXCHGB
    	ACMPXCHGL
    	ACMPXCHGQ
    	ACMPXCHGW
    	ACOMISD
    	ACOMISS
    	ACPUID
    	ACQO
    	ACRC32B
    	ACRC32L
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 11 18:32:50 UTC 2023
    - 16.3K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/s390x/ssa.go

    			movd.From.Reg = v.Args[i].Reg()
    			movd.From.Offset = 256
    			movd.To.Type = obj.TYPE_REG
    			movd.To.Reg = v.Args[i].Reg()
    		}
    
    		cmpu := s.Prog(s390x.ACMPU)
    		cmpu.From.Reg = v.Args[1].Reg()
    		cmpu.From.Type = obj.TYPE_REG
    		cmpu.To.Reg = v.Args[2].Reg()
    		cmpu.To.Type = obj.TYPE_REG
    
    		bne := s.Prog(s390x.ABLT)
    		bne.To.Type = obj.TYPE_BRANCH
    		bne.To.SetTarget(mvc)
    
    		if v.AuxInt > 0 {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 01:26:58 UTC 2023
    - 27.1K bytes
    - Viewed (0)
  8. src/internal/bytealg/equal_amd64.s

    	PCALIGN $16
    bigloop:
    	CMPQ	BX, $8
    	JBE	leftover
    	MOVQ	(SI), CX
    	MOVQ	(DI), DX
    	ADDQ	$8, SI
    	ADDQ	$8, DI
    	SUBQ	$8, BX
    	CMPQ	CX, DX
    	JEQ	bigloop
    	XORQ	AX, AX	// return 0
    	RET
    
    	// remaining 0-8 bytes
    leftover:
    	MOVQ	-8(SI)(BX*1), CX
    	MOVQ	-8(DI)(BX*1), DX
    	CMPQ	CX, DX
    	SETEQ	AX
    	RET
    
    small:
    	CMPQ	BX, $0
    	JEQ	equal
    
    	LEAQ	0(BX*8), CX
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Nov 17 16:34:40 UTC 2023
    - 2.8K bytes
    - Viewed (0)
  9. src/math/pow_s390x.s

    	// special case Pow(+0, y < 0) = +Inf
    	FMOVD	y+8(FP), F2
    	FMOVD	$(0.0), F4
    	FCMPU	F2, F4
    	BLT	posZeroLtZero				//y < 0.0
    	BR	Normal
    xIsNegZero:
    	// special case Pow(-0, -Inf) = +Inf
    	MOVD	$NegInf, R4
    	CMPUBEQ	R2, R4, zeroNegInf
    	FMOVD	y+8(FP), F2
    negZeroNegY:
    	// special case Pow(x, ±0) = 1 for any x
    	FMOVD	$(0.0), F4
    	FCMPU	F4, F2
    	BLT	negZeroGtZero		// y > 0.0
    	BEQ yIsZero				// y = 0.0
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Jun 14 00:03:57 UTC 2023
    - 16.3K bytes
    - Viewed (0)
  10. src/internal/bytealg/count_arm64.s

    	VEOR	V7.B8, V7.B8, V7.B8
    	VEOR	V8.B8, V8.B8, V8.B8
    	PCALIGN $16
    	// Count the target byte in 32-byte chunk
    chunk_loop:
    	VLD1.P	(R0), [V1.B16, V2.B16]
    	CMP	R0, R3
    	VCMEQ	V0.B16, V1.B16, V3.B16
    	VCMEQ	V0.B16, V2.B16, V4.B16
    	// Clear the higher 7 bits
    	VAND	V5.B16, V3.B16, V3.B16
    	VAND	V5.B16, V4.B16, V4.B16
    	// Count lanes match the requested byte
    	VADDP	V4.B16, V3.B16, V6.B16 // 32B->16B
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Oct 31 17:00:27 UTC 2023
    - 2K bytes
    - Viewed (0)
Back to top