- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 91 for mipsle (0.04 sec)
-
src/cmd/asm/internal/arch/arch.go
case "arm64": return archArm64() case "loong64": return archLoong64(&loong64.Linkloong64) case "mips": return archMips(&mips.Linkmips) case "mipsle": return archMips(&mips.Linkmipsle) case "mips64": return archMips64(&mips.Linkmips64) case "mips64le": return archMips64(&mips.Linkmips64le) case "ppc64": return archPPC64(&ppc64.Linkppc64) case "ppc64le": return archPPC64(&ppc64.Linkppc64le)
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Thu Oct 24 12:32:56 UTC 2024 - 21.5K bytes - Viewed (0) -
src/cmd/cgo/gcc.go
case "s390": return []string{"-m31"} case "s390x": return []string{"-m64"} case "mips64", "mips64le": if gomips64 == "hardfloat" { return []string{"-mabi=64", "-mhard-float"} } else if gomips64 == "softfloat" { return []string{"-mabi=64", "-msoft-float"} } case "mips", "mipsle": if gomips == "hardfloat" { return []string{"-mabi=32", "-mfp32", "-mhard-float", "-mno-odd-spreg"}
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Wed Sep 18 15:07:34 UTC 2024 - 97.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/mips.s
// Copyright 2016 The Go Authors. All rights reserved. // Use of this source code is governed by a BSD-style // license that can be found in the LICENSE file. // This input was created by taking the mips64 testcase and modified // by hand. #include "../../../../../runtime/textflag.h" TEXT foo(SB),DUPOK|NOSPLIT,$0 //inst: // // load ints and bytes // // LMOVW rreg ',' rreg // { // outcode(int($1), &$2, 0, &$4); // }
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Aug 08 12:17:12 UTC 2023 - 6.7K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/mips64.s
Junxian Zhu <******@****.***> 1691045041 +0800
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Aug 08 12:17:12 UTC 2023 - 12.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/endtoend_test.go
} func TestAMD64DynLinkErrors(t *testing.T) { testErrors(t, "amd64", "amd64dynlinkerror", "dynlink") } func TestMIPSEndToEnd(t *testing.T) { testEndToEnd(t, "mips", "mips") testEndToEnd(t, "mips64", "mips64") } func TestLOONG64Encoder(t *testing.T) { testEndToEnd(t, "loong64", "loong64enc1") testEndToEnd(t, "loong64", "loong64enc2") testEndToEnd(t, "loong64", "loong64enc3")
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Thu Dec 07 18:42:59 UTC 2023 - 11.6K bytes - Viewed (0) -
buildscripts/cross-compile.sh
export CGO_ENABLED=0 ## List of architectures and OS to test coss compilation. SUPPORTED_OSARCH="linux/ppc64le linux/mips64 linux/amd64 linux/arm64 linux/s390x darwin/arm64 darwin/amd64 freebsd/amd64 windows/amd64 linux/arm linux/386 netbsd/amd64 linux/mips openbsd/amd64" } function _build() { local osarch=$1 IFS=/ read -r -a arr <<<"$osarch" os="${arr[0]}" arch="${arr[1]}"
Registered: Sun Nov 03 19:28:11 UTC 2024 - Last Modified: Tue Dec 19 01:08:22 UTC 2023 - 958 bytes - Viewed (0) -
guava/src/com/google/common/collect/SortedLists.java
while (lower <= upper) { int middle = (lower + upper) >>> 1; int c = comparator.compare(key, list.get(middle)); if (c < 0) { upper = middle - 1; } else if (c > 0) { lower = middle + 1; } else { return lower + presentBehavior.resultIndex( comparator, key, list.subList(lower, upper + 1), middle - lower); } }
Registered: Fri Nov 01 12:43:10 UTC 2024 - Last Modified: Sat Oct 19 00:05:46 UTC 2024 - 11K bytes - Viewed (0) -
android/guava/src/com/google/common/collect/SortedLists.java
while (lower <= upper) { int middle = (lower + upper) >>> 1; int c = comparator.compare(key, list.get(middle)); if (c < 0) { upper = middle - 1; } else if (c > 0) { lower = middle + 1; } else { return lower + presentBehavior.resultIndex( comparator, key, list.subList(lower, upper + 1), middle - lower); } }
Registered: Fri Nov 01 12:43:10 UTC 2024 - Last Modified: Sat Oct 19 00:05:46 UTC 2024 - 11K bytes - Viewed (0) -
doc/asm.html
<ul> <li> <code>(R5)(R6*1)</code>: The location at <code>R5</code> plus <code>R6</code>. It is a scaled mode as on the x86, but the only scale allowed is <code>1</code>. </li> </ul> <h3 id="mips">MIPS, MIPS64</h3> <p> General purpose registers are named <code>R0</code> through <code>R31</code>, floating point registers are <code>F0</code> through <code>F31</code>. </p> <p>
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Nov 28 19:15:27 UTC 2023 - 36.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/operand_test.go
parser := newParser("ppc64") testOperandParser(t, parser, ppc64OperandTests) } func TestMIPSOperandParser(t *testing.T) { parser := newParser("mips") testOperandParser(t, parser, mipsOperandTests) } func TestMIPS64OperandParser(t *testing.T) { parser := newParser("mips64") testOperandParser(t, parser, mips64OperandTests) } func TestLOONG64OperandParser(t *testing.T) { parser := newParser("loong64")
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Aug 29 18:31:05 UTC 2023 - 23.9K bytes - Viewed (0)