- Sort Score
- Result 10 results
- Languages All
Results 1 - 7 of 7 for R14 (0.12 sec)
-
src/cmd/asm/internal/asm/testdata/arm64enc.s
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Mon Jul 24 01:11:41 GMT 2023 - 43.9K bytes - Viewed (1) -
src/cmd/asm/internal/asm/testdata/mips64.s
// } ADD R5, R9, R10 // 01255020 ADDU R13, R14, R19 // 01cd9821 ADDV R5, R9, R10 // 0125502c ADDVU R13, R14, R19 // 01cd982d // LADDW imm ',' sreg ',' rreg // { // outcode(int($1), &$2, int($4), &$6); // } ADD $15176, R14, R9 // 21c93b48 ADD $-9, R5, R8 // 20a8fff7 ADDU $10, R9, R9 // 2529000a ADDV $15176, R14, R9 // 61c93b48 ADDV $-9, R5, R8 // 60a8fff7
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Tue Aug 08 12:17:12 GMT 2023 - 12.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/operand_test.go
{"BX", "BX"}, {"CX", "CX"}, {"DI", "DI"}, {"DX", "DX"}, {"R10", "R10"}, {"R10", "R10"}, {"R11", "R11"}, {"R12", "R12"}, {"R13", "R13"}, {"R14", "R14"}, {"R15", "R15"}, {"R8", "R8"}, {"R9", "R9"}, {"g", "R14"}, {"SI", "SI"}, {"SP", "SP"}, {"X0", "X0"}, {"X1", "X1"}, {"X10", "X10"}, {"X11", "X11"}, {"X12", "X12"}, {"X13", "X13"}, {"X14", "X14"},
Go - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Tue Aug 29 18:31:05 GMT 2023 - 23.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Fri Dec 08 03:28:17 GMT 2023 - 94.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64enc_extra.s
VPEXTRW $127, X20, BP // 62b17d08c5ec7f or 62e37d0815e57f or 62e3fd0815e57f VPEXTRW $17, X20, R14 // 62317d08c5f411 or 62c37d0815e611 or 62c3fd0815e611 VPEXTRW $127, X20, R14 // 62317d08c5f47f or 62c37d0815e67f or 62c3fd0815e67f VPEXTRW $17, X20, (AX) // 62e37d08152011 or 62e3fd08152011
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Tue Apr 11 18:32:50 GMT 2023 - 57.6K bytes - Viewed (0) -
src/cmd/asm/internal/arch/arch.go
register[s] = int16(i + x86.REG_AL) } // Pseudo-registers. register["SB"] = RSB register["FP"] = RFP register["PC"] = RPC if linkArch == &x86.Linkamd64 { // Alias g to R14 register["g"] = x86.REGG } // Register prefix not used on this architecture. instructions := make(map[string]obj.As) for i, s := range obj.Anames { instructions[s] = obj.As(i) }
Go - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Tue Mar 21 06:51:28 GMT 2023 - 21.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Fri Dec 08 03:28:17 GMT 2023 - 37.8K bytes - Viewed (0)