Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 8 of 8 for loads (0.18 sec)

  1. src/cmd/asm/internal/asm/testdata/mips64.s

    //
    // floating point conditional branch
    //
    //	LBRA rel
    label4:
    	BFPT	1(PC)	// BFPT 1(PC)			// 4501000100000000
    	BFPT	label4	// BFPT 24			// 4501fffd00000000
    
    //inst:
    //
    // load ints and bytes
    //
    //	LMOVV rreg ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	MOVV	R25, R17	// 00198825
    	MOVV	R1, R2		// 00011025
    	MOVV	LO, R1		// 00000812
    	MOVV	HI, R1		// 00000810
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Aug 08 12:17:12 GMT 2023
    - 12.4K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/ppc64.s

    	MOVD $2147483649, R5            // 6405800060a50001 or 0600800038a00001
    	// Hex constant 0xFFFFFFFF80000001
    	MOVD $-2147483647, R5           // 3ca0800060a50001 or 0603800038a00001
    	// Hex constant 0xFFFFFFFE00000002 (load of constant on < power10, pli on >= power10
    	MOVD $-8589934590, R5           // 3ca00000e8a50000 or 0602000038a00002
    
    	// For backwards compatibility, MOVW $const,Rx and MOVWZ $const,Rx assemble identically
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Apr 24 15:53:25 GMT 2024
    - 49K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/s390x.s

    	LAX	R7, R8, (R9)          // eb87900000f7
    	LAXG	R10, R11, (R12)       // ebbac00000e7
    	LAO	R1, R2, (R3)          // eb21300000f6
    	LAOG	R4, R5, (R6)          // eb54600000e6
    
    	// load and store multiple
    	LMG	n-8(SP), R3, R4         // eb34f0100004
    	LMG	-5(R5), R3, R4          // eb345ffbff04
    	LMY	n-8(SP), R3, R4         // 9834f010
    	LMY	4096(R1), R3, R4        // eb3410000198
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Nov 22 03:55:32 GMT 2023
    - 21.6K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/riscv64error.s

    	MOV	$0, 0(SP)			// ERROR "constant load must target register"
    	MOV	$0, 8(SP)			// ERROR "constant load must target register"
    	MOV	$1234, 0(SP)			// ERROR "constant load must target register"
    	MOV	$1234, 8(SP)			// ERROR "constant load must target register"
    	MOVB	$1, X5				// ERROR "unsupported constant load"
    	MOVH	$1, X5				// ERROR "unsupported constant load"
    	MOVW	$1, X5				// ERROR "unsupported constant load"
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Sun Apr 07 03:32:27 GMT 2024
    - 2.8K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/arm64.s

    	MOVD	$-0x10000(RSP), RSP           // MOVD	$-65536(RSP), RSP           // ff4340d1
    	MOVW	R1, R2
    	MOVW	ZR, R1
    	MOVW	R1, ZR
    	MOVD	R1, R2
    	MOVD	ZR, R1
    
    // store and load
    //
    // LD1/ST1
    	VLD1	(R8), [V1.B16, V2.B16]                          // 01a1404c
    	VLD1.P	(R3), [V31.H8, V0.H8]                           // 7fa4df4c
    	VLD1.P	(R8)(R20), [V21.B16, V22.B16]                   // 15a1d44c
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 94.9K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/mips.s

    // This input was created by taking the mips64 testcase and modified
    // by hand.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT foo(SB),DUPOK|NOSPLIT,$0
    
    	//inst:
    	//
    	// load ints and bytes
    	//
    	//	LMOVW rreg ',' rreg
    	//	{
    	//		outcode(int($1), &$2, 0, &$4);
    	//	}
    	MOVW	R1, R2
    	MOVW	LO, R1
    	MOVW	HI, R1
    	MOVW	R1, LO
    	MOVW	R1, HI
    	MOVW	R1, R2
    	MOVW	LO, R1
    	MOVW	HI, R1
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Aug 08 12:17:12 GMT 2023
    - 6.7K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/riscv64.s

    	MOVF	F0, 4(X5)				// 27a20200
    	MOVF	F0, F1					// d3000020
    
    	MOVD	4(X5), F0				// 07b04200
    	MOVD	F0, 4(X5)				// 27b20200
    	MOVD	F0, F1					// d3000022
    
    	// TLS load with local-exec (LUI + ADDIW + ADD of TP + load)
    	MOV	tls(SB), X5				// b70f00009b8f0f00b38f4f0083b20f00
    	MOVB	tls(SB), X5				// b70f00009b8f0f00b38f4f0083820f00
    
    	// TLS store with local-exec (LUI + ADDIW + ADD of TP + store)
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Mar 22 04:42:21 GMT 2024
    - 16.7K bytes
    - Viewed (1)
  8. src/cmd/asm/internal/asm/testdata/arm64error.s

    	STP	(R3, R4), 0x1234567(R27)                         // ERROR "REGTMP used in large offset store"
    	LDP	0x1234567(R27), (R3, R4)                         // ERROR "REGTMP used in large offset load"
    	STP	(R26, R27), 700(R2)                              // ERROR "cannot use REGTMP as source"
    	MOVK	$0, R10                                          // ERROR "zero shifts cannot be handled correctly"
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 37.8K bytes
    - Viewed (0)
Back to top