- Sort Score
- Result 10 results
- Languages All
Results 1 - 4 of 4 for SRA (0.04 sec)
-
src/cmd/compile/internal/ssa/_gen/ARM.rules
(RSB (SRL y z) x) => (SUBshiftRLreg x y z) (RSB x (SRA y z)) => (RSBshiftRAreg x y z) (RSB (SRA y z) x) => (SUBshiftRAreg x y z) (AND x (SLLconst [c] y)) => (ANDshiftLL x y [c]) (AND x (SRLconst [c] y)) => (ANDshiftRL x y [c]) (AND x (SRAconst [c] y)) => (ANDshiftRA x y [c]) (AND x (SLL y z)) => (ANDshiftLLreg x y z) (AND x (SRL y z)) => (ANDshiftRLreg x y z) (AND x (SRA y z)) => (ANDshiftRAreg x y z)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 20 17:19:36 UTC 2023 - 90.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm.s
SRA.S $31, R5, R6 // c56fb0e1 SRA $14, R5 // 4557a0e1 SRA $15, R5 // c557a0e1 SRA $30, R5 // 455fa0e1 SRA $31, R5 // c55fa0e1 SRA.S $14, R5 // 4557b0e1 SRA.S $15, R5 // c557b0e1 SRA.S $30, R5 // 455fb0e1 SRA.S $31, R5 // c55fb0e1 SRA R5, R6, R7 // 5675a0e1 SRA.S R5, R6, R7 // 5675b0e1
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 69K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/S390X.rules
// result = arg >> (shift >= 64 ? 63 : shift) (Rsh(64|32)x64 x y) => (SRA(D|W) x (LOCGR {s390x.GreaterOrEqual} <y.Type> y (MOVDconst <y.Type> [63]) (CMPUconst y [64]))) (Rsh(64|32)x32 x y) => (SRA(D|W) x (LOCGR {s390x.GreaterOrEqual} <y.Type> y (MOVDconst <y.Type> [63]) (CMPWUconst y [64]))) (Rsh(64|32)x16 x y) => (SRA(D|W) x (LOCGR {s390x.GreaterOrEqual} <y.Type> y (MOVDconst <y.Type> [63]) (CMPWUconst (MOVHZreg y) [64])))
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 12 18:09:26 UTC 2023 - 74.3K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARM64Ops.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 58.8K bytes - Viewed (0)