Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 10 for REG (0.13 sec)

  1. src/cmd/compile/internal/ssa/_gen/ARM64Ops.go

    		{name: "FMOVDfpgp", argLength: 1, reg: fpgp, asm: "FMOVD"}, // move float64 to int64 (no conversion)
    		{name: "FMOVSgpfp", argLength: 1, reg: gpfp, asm: "FMOVS"}, // move 32bits from int to float reg (no conversion)
    		{name: "FMOVSfpgp", argLength: 1, reg: fpgp, asm: "FMOVS"}, // move 32bits from float to int reg, zero extend (no conversion)
    
    		// conversions
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 58.8K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ppc64/ssa.go

    			p.AddRestSourceConst(me)
    		}
    		p.Reg = v.Args[0].Reg()
    		p.To = obj.Addr{Type: obj.TYPE_REG, Reg: v.ResultReg()}
    
    	case ssa.OpPPC64RLWNM:
    		_, mb, me, _ := ssa.DecodePPC64RotateMask(v.AuxInt)
    		p := s.Prog(v.Op.Asm())
    		p.To = obj.Addr{Type: obj.TYPE_REG, Reg: v.Reg()}
    		p.Reg = v.Args[0].Reg()
    		p.From = obj.Addr{Type: obj.TYPE_REG, Reg: v.Args[1].Reg()}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 55.4K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/mips/asm0.go

    	case obj.TYPE_REG:
    		if REG_R0 <= a.Reg && a.Reg <= REG_R31 {
    			return C_REG
    		}
    		if REG_F0 <= a.Reg && a.Reg <= REG_F31 {
    			return C_FREG
    		}
    		if REG_M0 <= a.Reg && a.Reg <= REG_M31 {
    			return C_MREG
    		}
    		if REG_FCR0 <= a.Reg && a.Reg <= REG_FCR31 {
    			return C_FCREG
    		}
    		if REG_W0 <= a.Reg && a.Reg <= REG_W31 {
    			return C_WREG
    		}
    		if a.Reg == REG_LO {
    			return C_LO
    		}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 17:46:09 UTC 2024
    - 53.6K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/loong64/asm.go

    	switch a.Type {
    	case obj.TYPE_NONE:
    		return C_NONE
    
    	case obj.TYPE_REG:
    		if REG_R0 <= a.Reg && a.Reg <= REG_R31 {
    			return C_REG
    		}
    		if REG_F0 <= a.Reg && a.Reg <= REG_F31 {
    			return C_FREG
    		}
    		if REG_FCSR0 <= a.Reg && a.Reg <= REG_FCSR31 {
    			return C_FCSRREG
    		}
    		if REG_FCC0 <= a.Reg && a.Reg <= REG_FCC31 {
    			return C_FCCREG
    		}
    		return C_GOK
    
    	case obj.TYPE_MEM:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 02:04:54 UTC 2024
    - 61.8K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/riscv/obj.go

    		case ABGTU:
    			ins.as, ins.rs1, ins.rs2 = ABLTU, uint32(p.From.Reg), uint32(p.Reg)
    		case ABGTZ:
    			ins.as, ins.rs1, ins.rs2 = ABLT, uint32(p.From.Reg), REG_ZERO
    		case ABLE:
    			ins.as, ins.rs1, ins.rs2 = ABGE, uint32(p.From.Reg), uint32(p.Reg)
    		case ABLEU:
    			ins.as, ins.rs1, ins.rs2 = ABGEU, uint32(p.From.Reg), uint32(p.Reg)
    		case ABLEZ:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sun Apr 07 03:32:27 UTC 2024
    - 77K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/debug.go

    	// them.
    	clobbers := uint64(opcodeTable[v.Op].reg.clobbers)
    	for {
    		if clobbers == 0 {
    			break
    		}
    		reg := uint8(bits.TrailingZeros64(clobbers))
    		clobbers &^= 1 << reg
    
    		for _, slot := range locs.registers[reg] {
    			if state.loggingLevel > 1 {
    				state.logf("at %v: %v clobbered out of %v\n", v, state.slots[slot], &state.registers[reg])
    			}
    
    			last := locs.slots[slot]
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jun 10 19:44:43 UTC 2024
    - 58.4K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (MOVHZreg y:(MOVHBRload _ _)) => y
    
    (MOVHreg y:(MOV(H|B)reg _)) => y // repeat
    
    (MOV(H|HZ)reg y:(MOV(HZ|H)reg x)) => (MOV(H|HZ)reg x)
    
    // W - there are more combinations than these
    
    (MOV(WZ|WZ|WZ|W|W|W)reg y:(MOV(WZ|HZ|BZ|W|H|B)reg _)) => y // repeat
    (MOVWZreg y:(MOV(H|W)BRload _ _)) => y
    
    (MOV(W|WZ)reg y:(MOV(WZ|W)reg x)) => (MOV(W|WZ)reg x)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  8. src/cmd/vendor/golang.org/x/sys/unix/syscall_zos_s390x.go

    					return errENOENT
    		*/
    	}
    	if ZosTraceLevel > 0 {
    		var name string
    		if reg == nil {
    			reg = regexp.MustCompile("(^unix\\.[^/]+$|.*\\/unix\\.[^/]+$)")
    		}
    		i := 1
    		pc, file, line, ok := runtime.Caller(i)
    		if ok {
    			name = runtime.FuncForPC(pc).Name()
    		}
    		for ok && reg.MatchString(runtime.FuncForPC(pc).Name()) {
    			i += 1
    			pc, file, line, ok = runtime.Caller(i)
    		}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 08 16:12:58 UTC 2024
    - 84.4K bytes
    - Viewed (0)
  9. src/runtime/asm_amd64.s

    #define RETPOLINE(reg) \
    	/*   CALL setup */     BYTE $0xE8; BYTE $(2+2); BYTE $0; BYTE $0; BYTE $0;	\
    	/* nospec: */									\
    	/*   PAUSE */           BYTE $0xF3; BYTE $0x90;					\
    	/*   JMP nospec */      BYTE $0xEB; BYTE $-(2+2);				\
    	/* setup: */									\
    	/*   MOVQ AX, 0(SP) */  BYTE $0x48|((reg&8)>>1); BYTE $0x89;			\
    	                        BYTE $0x04|((reg&7)<<3); BYTE $0x24;			\
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat May 11 20:38:24 UTC 2024
    - 60.4K bytes
    - Viewed (0)
  10. src/os/os_test.go

    	t.Parallel()
    
    	f, err := CreateTemp(t.TempDir(), "_Go_ReaddirOfFile")
    	if err != nil {
    		t.Fatal(err)
    	}
    	f.Write([]byte("foo"))
    	f.Close()
    	reg, err := Open(f.Name())
    	if err != nil {
    		t.Fatal(err)
    	}
    	defer reg.Close()
    
    	names, err := reg.Readdirnames(-1)
    	if err == nil {
    		t.Error("Readdirnames succeeded; want non-nil error")
    	}
    	var pe *PathError
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 01:00:11 UTC 2024
    - 83.1K bytes
    - Viewed (0)
Back to top