Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for mtvsrdd (0.14 sec)

  1. src/cmd/asm/internal/asm/testdata/ppc64_p10.s

    	LXVRWX (R1)(R2), VS4                    // 7c82089a
    	MTVSRBM R1, V1                          // 10300e42
    	MTVSRBMI $5, V1                         // 10220015
    	MTVSRDM R1, V1                          // 10330e42
    	MTVSRHM R1, V1                          // 10310e42
    	MTVSRQM R1, V1                          // 10340e42
    	MTVSRWM R1, V1                          // 10320e42
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 23 20:52:57 UTC 2023
    - 14.3K bytes
    - Viewed (0)
  2. src/internal/bytealg/index_ppc64x.s

    	VSEL     V14, V13, V31, V7  // final merge
    	VCLZD    V7, V18            // Find first index for each half
    	MFVSRD   V18, R25           // Isolate value
    	CMP      R25, $64           // If < 64, found
    	BLT      foundR25           // Return found index
    	VSLDOI   $8, V18, V18, V18  // Move for MFVSRD
    	MFVSRD   V18, R25           // Isolate other value
    	CMP      R25, $64           // If < 64, found
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 16:47:45 UTC 2023
    - 31.6K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/ppc64/asm9_gtables.go

    	"STXVRWX",
    	"STXVRHX",
    	"STXVRDX",
    	"STXVRBX",
    	"STXVPX",
    	"STXVP",
    	"SETNBCR",
    	"SETNBC",
    	"SETBCR",
    	"SETBC",
    	"PEXTD",
    	"PDEPD",
    	"MTVSRWM",
    	"MTVSRQM",
    	"MTVSRHM",
    	"MTVSRDM",
    	"MTVSRBMI",
    	"MTVSRBM",
    	"LXVRWX",
    	"LXVRHX",
    	"LXVRDX",
    	"LXVRBX",
    	"LXVPX",
    	"LXVP",
    	"LXVKQ",
    	"DCTFIXQQ",
    	"DCFFIXQQ",
    	"CNTTZDM",
    	"CNTLZDM",
    	"CFUGED",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 16 20:18:50 UTC 2022
    - 42.6K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/ppc64/a.out.go

    	ASTXVH8X
    	ASTXVB16X
    	ASTXVX
    	ALXSDX
    	ASTXSDX
    	ALXSIWAX
    	ALXSIWZX
    	ASTXSIWX
    	AMFVSRD
    	AMFFPRD
    	AMFVRD
    	AMFVSRWZ
    	AMFVSRLD
    	AMTVSRD
    	AMTFPRD
    	AMTVRD
    	AMTVSRWA
    	AMTVSRWZ
    	AMTVSRDD
    	AMTVSRWS
    	AXXLAND
    	AXXLANDC
    	AXXLEQV
    	AXXLNAND
    	AXXLOR
    	AXXLORC
    	AXXLNOR
    	AXXLORQ
    	AXXLXOR
    	AXXSEL
    	AXXMRGHW
    	AXXMRGLW
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 16K bytes
    - Viewed (0)
  5. src/math/big/arith_ppc64x.s

    	CMP     R8, R4
    	BGE     loopexit        // Already at end?
    
    	// vectorize if len(z) is >=3, else jump to scalar loop
    	CMP     R4, $3
    	BLT     scalar
    	MTVSRD  R9, VS38        // s
    	VSPLTB  $7, V6, V4
    	MTVSRD  R5, VS39        // ŝ
    	VSPLTB  $7, V7, V2
    	ADD     $-2, R4, R16
    	PCALIGN $16
    loopback:
    	ADD     $-1, R8, R10
    	SLD     $3, R10
    	LXVD2X  (R6)(R10), VS32 // load x[i-1], x[i]
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 18:17:17 UTC 2024
    - 16.8K bytes
    - Viewed (0)
  6. src/hash/crc32/crc32_ppc64le.s

    	NOR	R3,R3,R3  // ^crc
    	MOVWZ	R3,R3	// 32 bits
    	VXOR	zeroes,zeroes,zeroes  // clear the V reg
    	VSPLTISW $-1,V0
    	VSLDOI	$4,V29,V0,mask_32bit
    	VSLDOI	$8,V29,V0,mask_64bit
    
    	VXOR	V8,V8,V8
    	MTVSRD	R3,VS40	// crc initial value VS40 = V8
    
    #ifdef REFLECT
    	VSLDOI	$8,zeroes,V8,V8  // or: VSLDOI V29,V8,V27,4 for top 32 bits?
    #else
    	VSLDOI	$4,V8,zeroes,V8
    #endif
    
    #ifdef BYTESWAP_DATA
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon May 06 12:09:50 UTC 2024
    - 13.1K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		// the word-load instructions.  (Xi2f64 (MOVDload ptr )) can be (FMOVDload ptr)
    
    		{name: "MFVSRD", argLength: 1, reg: fpgp, asm: "MFVSRD", typ: "Int64"},   // move 64 bits of F register into G register
    		{name: "MTVSRD", argLength: 1, reg: gpfp, asm: "MTVSRD", typ: "Float64"}, // move 64 bits of G register into F register
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
Back to top